Field Programmable Microcontrollers (FPMs) from Texas Instruments The inexpensive ROM alternative







Field Programmable Microcontrollers (FPMs) Data sheets

Contents


- TMS370Cx10
- TMS370C732
- TMS370Cx4x
- TMS370Cx5x
- CDT370 (TMS370 Compact Development Tool)
- TMS77C82
- 77C82 KIT EVM (TMS77C82 Evaluation Kit)






SPNS012B - MAY 1987 - REVISED DECEMBER 1990

- CMOS/EEPROM/EPROM Technologies on a Single Device
 - Form Factor Emulator (FFE) Devices for Prototyping Purposes
 - One-Time Programmable (OTP) Devices for Low Volume Production
 - Mask ROM Devices for High Volume Production
- Flexible Operating Features
 - Power Reduction STANDBY and HALT Modes
 - Commercial and Industrial Temperature
 Bange
 - Input Clock Frequency 2 MHz to 20 MHz
 - Voltage (V_{CC}) 5 V ± 10%
- Internal System Memory Configurations
 - 4K-Byte On-Chip Program Memory
 - Mask ROM (TMS370C010 and TMS370C310) or
 - -- EPROM (TMS370C710 and TMS370C610)
 - Data EEPROM, 256 Bytes (TMS370C010 and TMS370C710)
 - Static RAM, 128 Bytes Usable as Registers
- 16-Bit General Purpose Timer
 - Software Configurable for
 - a 16-Bit Event Counter, or
 - a 16-Bit Pulse Accumulator, or
 - a 16-Bit Input Capture Function, or
 - Two Compare Registers, or
 - a Self-Contained PWM Output Function
 - Software Programmable Input Polarity
 - 8-Bit Prescaler, Providing a 24-Bit Realtime Timer
- On-Chip 24-Bit Watchdog Timer
- Serial Peripheral Interface (SPI)
 - Variable-Length High-Speed Shift Register
 - Synchronous Master/Slave Operation
- Flexible Interrupt Handling
 - Two S/W Programmable Interrupt Levels
 - Global and Individual Interrupt Masking
 - Programmable Rising or Falling Edge Detect
- 22 CMOS/TTL Compatible I/O Pins
 - All Peripheral Function Pins Software Configurable for Digital I/O
 - 21 Bidirectional Pins, 1 Input Pin



FZ and FN Packages (Top View)



- 28-Pin Packages
 - -- Plastic DIP ROM or OTP (N Suffix)
 - Ceramic DIP FFE (J Suffix)
 - Plastic PLCC ROM or OTP (FN Suffix)
 - Ceramic CLCC FFE (FZ Suffix)
- TMS370 Series Compatibility
 - Register-to-Register Architecture
 - 128 General-Purpose Registers
 - 14 Powerful Addressing Modes
- PC-Based Workstation Development Support Emphasizes Productivity, Featuring:
 - Realtime In-Circuit Emulation
 - Symbolic Debug
 - Extensive Breakpoint/Trace Capability
 - C-Compiler Support
 - Multi-Window User Interface
 - EEPROM/EPROM Programming

Texas Instruments

SPNS012B - MAY 1987 - REVISED DECEMBER 1990

description

The TMS370C010, TMS370C310, TMS370C610, and TMS370C710 devices are members of the TMS370 family of single-chip 8-bit microcontrollers. The TMS370 family provides cost-effective realtime system control through VLSI integration of advanced on-chip memory and peripheral function modules.

The TMS370 family is implemented using high-performance silicon-gate CMOS technology. The low operating power, wide operating temperature range, and high noise immunity of CMOS technology coupled with the high performance and extensive on-chip peripheral functions make the TMS370Cx10 devices attractive in system designs for automotive electronics, industrial control, computer peripheral control, and telecommunications.

Unless otherwise noted, the term TMS370Cx10 refers to the TMS370C010, TMS370C310, TMS370610, and the TMS370C710 for all peripheral function modules available on those devices. All TMS370Cx10 devices contain the following modules:

- 4 K bytes Program memory.
- 128 bytes Ram (usable as registers).
- Serial Peripheral Interface (SPI).
- Timer1-16-bit general-purpose timer with Watchdog

The following table provides a memory configuration overview of the TMS370Cx10 devices.

DEVICE	DEVICE PROGRAM MEMORY		PACKAGE
T110070010	AK P. A. POM	050 D. +	N – DIP
TMS370C010	4K Bytes ROM	256 Bytes	FN PLCC
T1100700010	ALC D. A. C. DOLLA	None	N – DIP
TMS370C310	4K Bytes ROM	None	FN PLCC
T110070010	ALC D. A. S. EDDOM	None	N – DIP
TMS370C610	4K Bytes EPROM	None	FN - PLCC
T1400700740	AK B. t EDDOM	OEC Putes	N – DIP
TMS370C710	4K Bytes EPROM	256 Bytes	FN - PLCC
^=+		050 P. t	J – CDIP
SE370C710 [†]	4K Bytes EPROM	256 Bytes	FZ – CLCC

[†] System evaluators and development tools are for use only in a prototype environment and their reliability has not been characterized.

The 4K bytes of mask-programmable ROM in the TMS370C010 and TMS370C310 are replaced in the TMS370C710 and TMS370C610 with 4K bytes of EPROM while all other available memory and on-chip peripherals are identical, with the exception of no Data EEPROM on the TMS370C310 and TMS370C610 devices. The TMS370C610 and TMS370C710 OTP devices allow customers to change code without reordering a MASK ROM device. The OTP devices reduce manufacturing design times for new code and are excellent low volume production alternatives.

The windowed ceramic FFE devices, SE370C710 FZ, J, offer reprogramming capabilities for prototyping requirements.

The TMS370Cx10 provides two power reduction modes (STANDBY and HALT) for applications where low power consumption is critical. Both modes stop all CPU activity (i.e., no instructions are executed). In the STANDBY mode the internal oscillator and the general purpose timer remain active. In the HALT mode, all device activity is stopped. The device retains all RAM data and peripheral configuration bits throughout both powerdown modes.

The TMS370Cx10 features advanced register-to-register architecture that allows direct arithmetic and logical operations without requiring an accumulator (e.g., ADD R24, R47; add the contents of register 24 to the contents of register 47 and store the result in register 47). The TMS370Cx10 instruction set is fully compatible with other TMS370 family members, allowing easy transition between members.




The SPI gives a convenient method of serial interaction for high speed communications between simpler shift register type devices, such as display drivers, A/D converters, PLL, I/O expansion, or other microcontrollers in the system.

The TMS370 family provides the system designer with an economical, efficient solution to realtime control applications. The TMS370 family eXtended Development System (XDS) solves the challenge of efficiently developing the software and hardware required to design the TMS370 into an ever-increasing number of complex applications. The application source code modules can be written in Assembly and/or C language and the output code can be generated by the linker. The TMS370 family XDS communicates via a standard RS-232-C interface with an existing personal computer to form a PC-DOS hosted workstation, using the PC's editors and software utilities already familiar to the designer. The TMS370 family XDS emphasizes ease-of-use through extensive use of menus and screen windowing so that a system designer can begin developing software with minimum training. Precise realtime in-circuit emulation and extensive symbolic debug and analysis tools ensure efficient software and hardware implementation as well as reduced time-to-market.

The TMS370Cx10 mask ROM devices, the TMS370x10 OTP devices, together with the TMS370 family XDS for applications development, the SE370C710 EPROM devices, and comprehensive product documentation and customer support provide a complete solution to the low end needs of the systems designer. Other TMS370 family members are available with additional memory, I/O and peripheral functions such as SCI and A/D to meet more complex system requirements.

functional block diagram





SPNS012B — MAY 1987 — REVISED DECEMBER 1990

pin descriptions

PIN						
NAME	NO.	1/0	DESCRIPTION			
A0 A1 A2 A3 A4 A5 A6 A7	14 13 11 10 9 8 7	1/O 1/O 1/O 1/O 1/O 1/O 1/O	Port A is a general purpose bidirectional port.			
D3 D4 D5 D6 D7	28 26 15 1 2	I/O I/O I/O I/O	General purpose bidirectional pin. Also configurable as CLKOUT. General purpose bidirectional pin.			
INT1 INT2 INT3	16 17 18	 /O /O	External interrupt non-maskable or maskable interrupt / general purpose input pin. External maskable interrupt input/general purpose bidirectional pin. External maskable interrupt input/general purpose bidirectional pin.			
T1IC/CR T1PWM T1EVT	22 21 20	I/O I/O I/O	Timer 1 Input Capture/Counter Reset input pin/general purpose bidirectional pin. Timer 1 PWM output pin/general purpose bidirectional pin. Timer 1 External Event input pin/general purpose bidirectional pin.			
SPISOMI SPISIMO SPICLK	25 23 24	1/O 1/O 1/O	SPI Slave Output pin, Master Input pin/general purpose bidirectional pin. SPI Slave Input pin, Master Output pin/general purpose bidirectional pin. SPI bidirectional Serial Clock pin/general purpose bidirectional pin.			
RESET	27	I/O	System reset bidirectional pin. As an input, it initializes microcontroller. As open-drain output it indicates an internal failure was detected by the Watchdog or Oscillator Fault circuit.			
мс	19	_	Mode control input pin; enables EEPROM Write Protection Override (WPO) mode. Normal operation = 0 V, WPO = 12 V. Vpp supply for EPROM programming.			
XTAL2/ CLKIN	5	ı	Internal oscillator crystal input/external clock source input.			
XTAL1	6	0	Internal oscillator output for crystal.			
Vcc	4		Positive supp!y voltage.			
VSS	12		Ground reference.			

NOTE 1: Each pin associated with Interrupt 2, Interrupt 3, Timer 1, and SPI functional blocks may be individually programmed as a general purpose bidirectional pin if it is not used for its primary block function.

SPNS012B - MAY 1987 - REVISED DECEMBER 1990

memory map

The TMS370 family architecture is based on the Von Neumann architecture, where the program memory and data memory share a common address space. All peripheral input/output is memory mapped in this same common address space. As shown in Figure 1, the TMS370 provides memory-mapped RAM, ROM, EEPROM, EPROM, input/output pins, and peripheral functions.

The peripheral file contains all input/output port control, peripheral status and control, EEPROM memory programming, and system-wide control functions. The peripheral file is located from 1010h to 104Fh and is logically divided into 5 Peripheral File Frames of 16 bytes each. Each on-chip peripheral is assigned to a separate frame through which peripheral control and data information is passed. The TMS370Cx10 has its peripherals and system control assigned to Peripheral File Frames 1 through 4, addresses 1010h through 104Fh.




Figure 1. TMS370Cx10 Memory Map

SPNS012B - MAY 1987 - REVISED DECEMBER 1990

memories

RAM/register file

The TMS370Cx10 has 128 bytes of static RAM, which serve as both the CPU register file and general-purpose memory. The RAM is treated as registers by the instruction set and is referenced as R0 through R127. The first two registers, R0 and R1, are also called the A and B registers, respectively. The stack is located in the RAM, and operates as a last-in first-out read/write memory. It is used to store the return address on subroutine calls and the status register during interrupts. Accessing this memory as registers is performed in one system clock cycle (t_r), while general-purpose memory access is performed in two system clock cycles.

data EEPROM

The TMS370C010 and TMS370C710 have 256 bytes of on-chip Electrically Erasable Programmable ROM (EEPROM), addressed as 256 consecutive bytes mapped from locations 1F00h to 1FFFh. The Data EEPROM provides nonvolatile programmable storage for items such as calibration constants and configuration information for personalization of a generic algorithm for use in specific end applications. The Data EEPROM supports bit, byte, and block write/erase modes. Instructions may be executed from Data EEPROM, providing additional program space and the ability to patch algorithms by placing a branch table for volatile routines in Data EEPROM.

The Data EEPROM uses the 5-V V_{CC} supply voltage and provides the programming voltage via an internal dedicated generator, eliminating the need for an external high-voltage programming source. The dedicated voltage generator optimizes the programming voltage characteristics, increasing the reliability as well as extending the write/erase endurance of the array.

Programming control and status monitoring are performed through the Data EEPROM control register (DEECTL) in the peripheral file. An EEPROM write/erase operation is performed in the following sequence:

- 1. Perform normal memory write to the target EEPROM location.
- 2. Write to DEECTL control register to select WRITE1/WRITE0 and set the EXECUTE (EXE) bit to 1.
- 3. Wait for program time to elapse $[t_{w(PGM)B} \text{ or } t_{w(PGM)AR}]$.
- 4. Write to DEECTL control register to set the EXECUTE (EXE) bit to 0.

The WRITE1/WRITE0 control bit selects whether the zeros or the ones in the data byte are to be programmed into the selected EEPROM location. For example, a WRITE1 operation will program ones into all bit positions within the EEPROM byte that have ones in the data byte, while bits that are zero in the data byte will not affect the EEPROM contents. The WRITE1 operation effectively performs a logical OR of the information previously stored on the EEPROM byte with the data byte. The WRITE0 operation effectively performs a logical AND between these two bytes. Single bit programming within an EEPROM byte is performed by writing only the zeros or ones of the data byte. The EEPROM programming algorithm may use this bit-programming capability to optimize the life of the EEPROM.

When a data value cannot be achieved by writing only zeros or only ones into the EEPROM byte, a WRITE1 followed by a WRITE0 will program any data value into the EEPROM byte, regardless of the previous data stored at that location.

All unprotected bytes within the Data EEPROM array may be programmed during a single EEPROM programming cycle by setting the ARRAY PROG bit of DEECTL to 1 at the start of the programming cycle.

Data EEPROM read accesses are performed as normal memory read operations in two system clock cycles. A memory read cycle to any EEPROM location while EXE = 1 returns the value currently being written to the EEPROM. Following an EEPROM write operation, the EEPROM voltages must stabilize prior to performing an EEPROM read operation. The BUSY FLAG indicates the status of the EEPROM voltage. When set, the EEPROM is not ready for a read operation. The BUSY flag is reset to 0 by the EEPROM control logic when 128



SPNS012B - MAY 1987 - REVISED DECEMBER 1990

system clock cycles have elapsed following the EXE bit being set to 0. If an EEPROM read operation is performed while BUSY = 1, automatic WAIT states will be generated until BUSY = 0, and then the read operation will be performed.

Bytes within the Data EEPROM may be protected from inadvertent overwriting of critical information. As shown in Figure 2, the 8-bit Write Protect Register (WPR), located at 1F00h within the data EEPROM, provides write protection for the 256-byte Data EEPROM, segmenting the array into eight blocks of 32 bytes each. Each of these 32-byte blocks may be individually write- and erase-protected by setting the corresponding bit to 1 in the WPR. Since the WPR resides in the array in BLK0, the WPR may also be write-protected, thereby increasing the system reliability by preventing bytes from being reprogrammed. Bytes left unprotected may be written to by the normal EEPROM programming sequence. The Write Protection Override (WPO) mode overrides the write protection of all blocks in the Data EEPROM, and enables data to be written to any location in the Data EEPROM, regardless of the WPR contents. Enter the WPO mode by placing 12-V on the MC pin. The WPO mode is typically used in a service environment to update the protected EEPROM contents. The 12-V input level on the MC pin to enter the WPO mode is not normally present in an application except in a service environment; therefore, the data integrity of the program is ensured during normal operation.




Figure 2. Write Protect Register

SPNS012B -- MAY 1987 -- REVISED DECEMBER 1990

program ROM

The Program ROM consists of 4K bytes of mask programmable read-only memory. The Program ROM is used for permanent storage of data and instructions, with read operations performed in two system clock cycles. Memory addresses 7FF4h through 7FFFh are reserved for interrupt and reset vectors. Trap vectors, used with TRAP0 through TRAP15 instructions, are located between addresses 7FC0h and 7FDFh. Programming of the mask ROM is performed at the time of device fabrication.

program EPROM

The Program EPROM of the TMS370C610 and TMS370C710 is a 4K ultraviolet-light-erasable, electrically programmable read-only memory, addressed as 4K consecutive bytes mapped form location 7000h to 7FFFh. It provides application performance identical to the TMS370Cx10 mask ROM devices with up to 4K bytes. Program instructions are read from the Program EPROM in two system clock cycles, providing the prototyping capability of the Mask Program ROM.

An external supply (V_{PP}) is needed at the MC pin to provide the necessary voltage (V_{PP}) for programming. Programming is controlled through the EPCTL register (P01C) in the peripheral file.

Before programming, the SE370C710's EPROM must be erased by exposing the device through the transparent window to high-intensity ultraviolet light (wavelength 2537Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15- W*s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, the entire array is in a logic high state. A programmed low can be erased only by exposure to ultraviolet light. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SE370C710, the window should be covered with an opaque label. All devices are erased to logical high when delivered from the factory.

CAUTION

Exposing the EPROM module to ultraviolet light may also cause erasure in any EEPROM module. Any useful data stored in the EEPROM must be reprogrammed after exposure to UV light.

Programming lows into the EPROM is controlled by the EPCTL register via the EXE bit and the VPPS bit. The EXE bit initiates EPROM programming when set and disables programming when cleared. The VPPS bit connects the programming voltage Vpp at the MC pin to the EPROM module. VPPS (EPCTL.6) and EXE (EPCTL.0) should be set separately, and the VPPS bit should be set at least two microseconds before the EXE bit is set. After programming, the application programming should wait for four microseconds before any read attempt is made. The programming operation (see Figure 3) is performed in the following recommended sequence:

- 1. Supply the programming voltage to the MC pin.
- 2. Write to EPCTL register to set the VPPS bit to 1 (high).
- 3. Perform normal memory write register to the target EPROM location.
- 4. Write to EPCTL register to set the EXE bit register to 1 (high). (Wait at least two microseconds after step 2.
- 5. Wait for program time to elapse (one millisecond).
- 6. Write to EPCTL register to clear the EXE bit (leave VPPS bit set to 1 (high)).
- Read the byte being programmed; if correct data is not read, repeat steps 4 through 6 up to a maximum X of 25.
- 8. Write to EPCTL register to set the EXE bit to 1 (high) for Final programming.
- 9. Wait for program time to elapse (3X milliseconds duration).
- 10. Write to EPCTL register to clear the EXE and VPPS bits.






Figure 3. EPROM Programming Operation

An external power supply at V_{PP} , I_{PP} (30 mA), is required for programming operation. Programming voltage V_{PP} is supplied via the MC pin. This also automatically puts the microcontroller in the Write Protection Override (WPO) mode. Programming voltage may be applied via the MC pin anytime after reset and remain at V_{PP} after programming (after the EXE bit is cleared). Applying programming voltage while $\overline{\text{RESET}}$ is active will put the microcontroller in a reserved mode, where programming operation is inhibited.

write protect of program EPROM

To override the EPROM write protection, the V_{PP} voltage must be applied to the MC pin and the VPPS bit (EPCTL.6) must be set. This dual requirement ensures that the program EPROM will not accidentally be overwritten during the Data EEPROM operations when V_{PP} is applied to the MC pin. The Data EEPROM may be programmed when the VPPS bit is set.



central processing unit

The central processing unit (CPU) of the TMS370 series is an enhanced version of the TMS7000 Family CPU. The enhancements include additional user instructions such as integer divide, conditional jump instructions based on the overflow status bit, and addressing modes such as stack-pointer-relative addressing for subroutine parameter passing. The efficient register-to-register architecture of the TMS7000 family has been carried over to the TMS370 family, which avoids the conventional accumulator bottleneck. The complete TMS370 family instruction set is summarized in the TI TMS370 INSTRUCTION SET SUMMARY beginning on page 28.

In addition to the interpretation and execution of the user program, the CPU performs the functions of bus protocol generation and interrupt priority arbitration. While the CPU is implemented independent of the memory, input/output, and peripheral modules, it performs the central system control function through communications with these on-chip modules.

The TMS370 family CPU registers accessible to the programmer are shown in Figure 4. The register file consists of 128 general purpose registers, R0 through R127 implemented in on-chip RAM, and is used by the CPU for general purpose 8- and 16-bit source and destination operands, index registers, and indirect addressing. The first two registers, R0 and R1, are also called registers A and B and are used by the CPU as general purpose registers or for implied operands. The program counter (PC) contains the address of the next instruction to be executed. The stack pointer (SP) contains the address of the last or top entry on the stack, which is located in the on-chip RAM. The status register (ST) contains four bits that reflect the outcome of the instruction just executed, and two bits that control the masking of the interrupt priority chains.




Figure 4. CPU Registers



SPNS012B -- MAY 1987 -- REVISED DECEMBER 1990

system resets

The TMS370Cx10 has three possible reset sources: a low input to the RESET pin, a programmable watchdog timer timeout, or a programmable oscillator fault failure. The RESET pin, an input/output pin, initiates TMS370Cx10 hardware initialization and ensures an orderly software startup. A minimum 50-ns low level input initiates the reset sequence. The microcontroller is held in reset until the RESET pin goes inactive (high). If the RESET input signal is low for less than eight system clock cycles, the TMS370Cx10 will hold the external RESET pin low for eight system clock cycles to reset external system components. The RESET should be released only after stable oscillation and valid V_{CC}. The RESET pin must be activated by the application at power-up, which can be accomplished by an external input or an RC power-up reset circuit. In addition, the application must activate RESET when V_{CC} goes out of spec to prevent corruption of data and erroneous operation. The RESET pin can be asserted at any time during operation, resulting in an immediate initiation of the reset sequence.




Figure 5. Typical Reset Circuit

The watchdog timer provides system integrity by detecting a program that has become lost or is not executing as expected. A system reset is generated if the watchdog timer is not properly re-initialized by a specific software sequence, or if the re-initialization does not occur before the watchdog timer times out. The watchdog timer timeout initiates the TMS370Cx10 reset sequence and drives the external RESET pin low for eight system clock cycles to reset external system components. The Watchdog reset function is enabled by setting WD OVRFL RST ENA bit of T1CTL2 to 1. Once the software enables the watchdog reset function, subsequent writes to the WD OVRFL RST ENA bit are ignored. Watchdog control bits can be initialized only following a power-up reset. The timer section discusses additional information on the watchdog timer and its configurations.

The oscillator fault circuit provides the means to monitor failures of the oscillator input signal (XTAL2/CLKIN). If the oscillator input signal frequency remains above the 90% point of the minimum operating frequency (CLKIN), the oscillator input will not to be activated. However, if the oscillator input is lost or its frequency falls below 20 kHz and the oscillator fault reset has not been disabled, the TMS370Cx10 is reset and the external RESET pin is driven low.

When an oscillator input failure occurs, the internal clocks are stopped and RESET is held active until the oscillator input frequency is greater than 100 kHz typical. The reset action can be disabled by clearing the OSC FLT RST ENA bit (P012.5). Oscillator fault detection can be disabled by setting the OSC FLT DISABLE bit (P012.2). Since operation is unpredictable with slow or intermittent clocks, neither of these actions is recommended. During the HALT mode the oscillator fault circuitry is disabled.

Reset puts the address at 7FFEh and 7FFFh (lsb) into the PC and then clears Registers A and B and the status register. The Stack Pointer is set to 01h during reset. A reset when the device is already running will not affect the other RAM registers.



Control Bit States Following Reset

REGISTER	CONTROL BIT	POWER-UP	WARM RESET
SCCR0	μΡ/μC MODE	0	0
SCCR0	MC PIN DATA	0	0
SCCR0	COLD START	1	t
SCCR0	OSC FLT FLAG	0	ŧ
T1CTL2	WD OVRFL FLAG	0	Ť

[†] Status bit corresponding to active reset source is set to 1.

interrupts

The TMS370 family software-programmable interrupt structure supports flexible on-chip and external interrupt configurations to meet realtime interrupt-driven application requirements. The hardware interrupt structure incorporates two priority levels as shown in Figure 5. Interrupt level 1 has a higher priority than interrupt level 2. The two priority levels can be independently enabled by the global interrupt enable bits (IE1 and IE2) of the Status Register.




Figure 6. Interrupt Control

Each system interrupt is independently configured on either the high or low priority chain by the application program during system initialization. Within each interrupt chain, the interrupt priority is fixed by the position of the system interrupt. However, since each system interrupt is selectively configured on either the high or low priority interrupt chain, the application program can elevate any system interrupt to the highest priority. Arbitration between the two priority levels is performed within the CPU. Arbitration within each of the priority chains is performed within the peripheral modules. Pending interrupts are serviced upon completion of current instruction execution, depending on their interrupt mask and priority conditions.

The TMS370Cx10 has six hardware system interrupts as shown in the following table. Each system interrupt has a dedicated interrupt vector located in program memory through which control is passed to the interrupt service routines. A system interrupt may have multiple interrupt sources. All of the interrupt sources are



SPNS012B -- MAY 1987 -- REVISED DECEMBER 1990

individually maskable by local interrupt enable control bits in the associated peripheral file. Each interrupt source FLAG bit is individually readable for software polling or to determine which interrupt source generated the associated system interrupt.

Two of the system interrupts are generated by on-chip peripheral functions, and three external interrupts are supported. Software configuration of the external interrupts is performed through the INT1, INT2, and INT3 control registers in peripheral file frame 1. Each external interrupt is individually software configurable for input polarity (rising or falling) for ease of system interface. External interrupt INT1 is software configurable as either a maskable or non-maskable interrupt. When INT1 is configured as non-maskable, it cannot be masked by the individual or global mask bits. Recall that the INT1 NMI bit is protected during nonprivileged operation and therefore should be configured during the initialization sequence following reset. To maximize pin flexibility, external interrupts INT2 and INT3 can be software configured as general purpose input/output pins if the interrupt function is not required (INT1 can be similarly configured as an input pin).

Hardware System Interrupts

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	VECTOR INTERRUPT	PRIORITY§	
External Reset Watchdog Overflow Oscillator Fault Detect	COLD START WD OVRFL INT FLAG OSC FLT FLAG	RESET†	7FFEh, 7FFFh	1	
External INT1	INT1 FLAG	INT1 [†]	7FFCh, 7FFDh	2	
External INT2	INT2 FLAG	INT2 [†]	7FFAh, 7FFBh	3	
External INT3	INT3 FLAG	INT3 [†]	7FF8h, 7FF9h	4	
SPI RX/TX Complete	SPI INT FLAG	SPIINT	7FF6h, 7FF7h	5	
Timer 1 Overlfow Timer 1 Compare 1 Timer 1 Compare 2 Timer 1 External Edge Timer 1 Input Capture Watchdog Overflow	T1 OVRFL INT FLAG T1C1 INT FLAG T1C2 INT FLAG T1EDGE INT FLAG T1IC INT FLAG WD OVRFL INT FLAG	T1INT [‡]	7FF4h, 7FF5h	6	

[†] Releases microcontroller from STANDBY and HALT low power modes.

[‡] Releases microcontroller from STANDBY low power mode.

[§] Relative priority within an interrupt level.

privileged operation and EEPROM write protection override

The TMS370Cx10 family is designed with significant flexibility to enable the designer to software-configure the system and peripherals to meet the requirements of a broad variety of applications. The non-privileged mode of operation ensures the integrity of the system configuration once defined for an end application. Following a hardware reset, the TMS370Cx10 operates in the privileged mode, where all peripheral file registers have unrestricted read/write access and the application program will configure the system during the initialization sequence following reset. As the last step of system initialization, the PRIVILEGED MODE bit of SCCR3 will be set to 1, entering the non-privileged mode and disabling write operations to specific configuration control bits within the peripheral file. The following system configuration bits are write-protected during the non-privileged mode and must be configured by software prior to exiting the privileged mode:

REGI	STER [†]	CONTROL BIT
NAME	LOCATION	CONTROLBIT
SCCR0 SCCR2 SCCR2 SCCR2 SCCR2 SCCR2 SCCR2	P010.6 P012.0 P012.6 P012.7 P012.1 P012.2 P012.5	OSC POWER PRIVILEGED MODE PWRDWN/IDLE HALT/STANDBY INT1 NMI OSC FLT DISABLE OSC FLT RST ENA
SPIPRI T1PRI	P03F.6 P04F.6	SPI PRIORITY T1 PRIORITY

[†] Identified by name and bit location within the register

The privileged bits are shown in a **bold typeface** in the following Peripheral File Frame sections.

The EPROM can only be written to when V_{PP} is applied to the MC pin and the VPPS (EPCTL.6) bit is set. When V_{PP} is applied to the MC pin all on-chip EEPROM is in the Write Protect Override (WPO) mode regardless of the state of the VPPS bit. This allows the EPROM to be protected while the EEPROM is in WPO.

low-power operating modes

The STANDBY and HALT low-power modes significantly reduce power consumption by reducing or stopping the activity of the various on-chip peripherals when processing is not required. Each of the low-power modes is entered by executing the IDLE instruction when the POWERDOWN/IDLE bit in SCCR2 has been set to 1. The HALT/STANDBY bit in SCCR2 controls which low-power mode is entered.

In the STANDBY mode (HALT/STANDBY=0), all CPU activity and most peripheral module activity is stopped; however, the oscillator, internal clocks, and Timer 1 remain active. System processing is suspended until a qualified interrupt (hardware RESET, external interrupt on INT1, INT2, or INT3, or a Timer 1 interrupt) is detected.

In the HALT mode (HALT/STANDBY=1), the TMS370x10 is placed in its lowest power consumption mode. The oscillator and internal clocks are stopped, causing all internal activity to be halted. System activity is suspended until a qualified interrupt (hardware RESET or external interrupt on INT1, INT2, or INT3) is detected. The powerdown mode selection bits are summarized in the following table:

	POWERDOWN	CONTROL BITS	
	PWRDWN/IDLE HALT/STANDBY (SCCR2.6) (SCCR2.7)		MODE SELECTED
	1	0	Standby
Ε	1	1	Halt

The following information is preserved throughout both the STANDBY and HALT modes: RAM (register file), CPU registers (stack pointer, program counter, and status register), I/O pin direction and output data, and status registers of all on-chip peripheral functions. All CPU instruction processing is stopped during the STANDBY and HALT modes, and clocking of the watchdog timer is inhibited.



SPNS012B --- MAY 1987 -- REVISED DECEMBER 1990

peripheral file frame 1

Peripheral File Frame 1 contains system configuration and control functions and registers for controlling EPROM and EEPROM programming. The privileged bits are shown in a **bold typeface** in the Peripheral File Frames.

Peripheral File Frame 1: System Configuration and Control Registers

_				,						
	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7	PF	ADDR
s	μΡ/μC MODE	_	MC PIN DATA	MC PIN WPO	OSC FLT FLAG	PF AUTO WAIT	OSC POWER	COLD START	P010	1010h
s	_	_	MEMORY DISABLE	-	AUTOWAIT DISABLE	_			P011	1011h
s	PRIVILEGE DISABLE	INT1 NMI	OSC FLT DISABLE	CPU STEST	BUS STEST	OSC FLT RST ENA	PWRDWN/ IDLE	HALT/ STANDBY	P012	1012h
		RESERVED							P013 to P016	1013h to 1016h
1	INT1 ENABLE	INT1 PRIORITY	INT1 POLARITY	_	_	_	INT1 PIN DATA	INT1 FLAG	P017	1017h
11	INT2 ENABLE	INT2 PRIORITY	INT2 POLARITY	INT2 DATA OUT	INT2 DATA DIR	_	INT2 PIN DATA	INT2 FLAG	P018	1018h
] IN	INT3 ENABLE	INT3 PRIORITY	INT3 POLARITY	INT3 DATA OUT	INT3 DATA DIR	_	INT3 PIN DATA	INT3 FLAG	P019	1019h
D	EXE	W1W0	AP		_			BUSY .	P01A	101Ah
7		RESERVED							P01B	101Bh
E	EXE	W0	_	_			VPPS	BUSY	P01C	101Ch

SPNS012B -- MAY 1987 -- REVISED DECEMBER 1990

peripheral file frame 2

Peripheral File Frame 2 contains the digital I/O pin configuration and control registers. The following figure details the specific addresses, registers, and control bits within this Peripheral File Frame.

Peripheral File Frame 2: Digital Port Control Registers

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
1020h	P020		RESERVED								
1021h	P021	Port A Control Register 2 (must be 0)									
1022h	P022		Port A Data								
1023h	P023	Port A Direction									
1024h to 102Bh	P024 to P02B	RESERVED									
102Ch	P02C	Port D Control Register 1 (must be 0)					Х	X	Х	DPOF	
102Dh	P02D	Port D Control Register 2 (must be 0) [†] X X X						X	DPOF		
102Eh	P02E	Port D Data X					X	X	DDAT		
102Fh	P02F	Port D Direction X							X	DDIR	

[†] To configure pin D3 as CLKOUT, set Port D Control Register 2 equal to 08h.

Port Configuration Registers Set-up

PORT	PIN	abcd 00x0	abcd 00q1		
Α	0 — 7	Data In	Out q		
D	3 — 7	Data In	Out q		
a = Port × Control Register 1 b = Port × Control Register 2 c = Data d = Direction					

NOTES: 2. Each bit controls the corresponding pin; for example, bit 6 controls Port pin 6. Each pin is individually configurable.

Only register combination 00xx is defined for TMS370Cx10.

SPNS012B - MAY 1987 - REVISED DECEMBER 1990

programmable timers

The programmable timer module of the TMS370Cx10 provides the designer with the enhanced timer resources required to perform realtime system control. The Timer 1 module contains the general-purpose T1 and the watchdog timer WD. The two independent 16-bit timers, T1 and WD, allow program selection of input clock sources (realtime, external event, or pulse accumulate) with multiple 16-bit registers (input capture and compare) for special timer function control. These timers provide the capabilities for:

System Requirements	Timer Resource
Realtime System Control	Interval Timers with Interrupts
Input Pulse Width Measurement	Pulse Accumulate or Input Capture Functions
External Event Synchronization	Event Counter Function
Timer Output Control	Compare Function
Pulse-Width Modulated Output Control	PWM Output Function
System Integrity	Watchdog Function

timer 1 module

The timer 1 module consists of three major blocks:

- Prescaler/Clock Source, which determines the independent clock sources for the general purpose timer and the watchdog timer.
- 2. 16-bit General Purpose Timer, T1, which provides the event count, input capture, and compare functions.
- 16-bit Watchdog Timer, which may be software programmed as an event counter, pulse accumulator, or interval timer if the watchdog function is not desired.




Figure 7. Timer 1 Module Block Diagram



timer 1 module prescaler/clock source

The clock source inputs for the general purpose timer and the watchdog timer are independently configured by the T1 and WD INPUT SELECT control bits of the T1CTL1 control register. The WD INPUT SELECT control bits cannot be changed after entering the watchdog mode (WD RST ENA = 1). Eight possible clock sources are programmable for each counter.

T1 INPUT		T1 INPUT		T1 INPUT				WD INPUT	
SELECT 2	SELECT 1	SELECT 0		SELECT 2	SELECT 1	SELECT 0			
0	0	0	System Clock	0	0	0			
0	0	1	Pulse Accumulate	0	0	1			
0	1	0	Event Input	0	1	0			
0	1	1	No Clock Input	0	1	1			
1	0	0	System Clock/4	1	0	0			
1	0	1	System Clock/16	1	0	1			
1	1	0	System Clock/64	1	1	0			
1	1	1	System Clock/256	1	1	1			

For realtime control applications, both the general-purpose timer and the watchdog timer are independently programmable from 15 to 24 bits in length. The 24-bit prescaler/timer generates overflow rates ranging from 13.1 ms with 200 ns timer resolution to 3.35 seconds with 51.2 µs timer resolution (external clock = 20 MHz).

In the **Event Counter mode**, an external high-to-low transition on the T1EVT pin is used to provide the clock for the internal timers. As shown in Figure 8, the T1EVT input provides the timer clock and is not routed through the prescaler. The T1EVT external clock frequency may not exceed the system clock frequency divided by 2. The general-purpose timer and the watchdog timer are programmable as 16-bit event counters.

In the **Pulse Accumulate mode**, an external input on the T1EVT pin is used to gate the internal system clock to the internal timers. While T1EVT input is logic one (high), the timers will be clocked at the system clock rate and will accumulate system clock pulses until the T1EVT pin returns to logic zero. Both the general purpose timer and the watchdog timer are programmable as 16-bit pulse accumulators.




Figure 8. Timer 1 Counter Prescaler



timer 1 general purpose timer

The 16-bit general purpose timer, T1, is composed of a 16-bit resettable counter, a 16-bit compare register and associated compare logic, and a 16-bit register that functions as a capture register in one mode and a compare register in the other mode. The T1 MODE bit selects whether T1 operates in the Capture/Compare mode or the Dual Compare mode.




Figure 9. Timer 1 - General Purpose Timer

The counter is a free-running, 16-bit up-counter, clocked by the output of the Prescaler/Clock source. During initialization the counter is loaded with 0000h and begins its up-count. If the counter is not reset before reaching FFFFh, the counter will roll over to 0000h and continue counting. Upon counter roll-over, the T1 OVRFL INT FLAG is set to 1, and a timer interrupt is generated if the T1 OVRFL INT ENA bit is set to 1.

The counter may be reset to 0000h during counting by either; 1) writing a 1 to the T1 SW RESET bit; 2) a compare equal condition from the dedicated T1 compare function; or 3) an external pulse on the T1 IC/CR pin (Dual Compare mode). The designer may select via software (T1 EDGE POLARITY bit) which external transition, low-to-high or high-to-low, on the T1IC/CR pin will cause the counter to be reset.

Special circuitry prevents the 16-bit registers, including the Counter, Compare, or Capture registers, from changing in the middle of a 16-bit read or write operation. When reading a 16-bit register, read the LSB first and then read the MSB. When writing to a 16-bit register, write the MSB first and then write the LSB. The register value will not change between reading or writing the bytes when done in this order.

The timer 1 module has three I/O pins used for the functions shown in the following table. Any of these three pins not used in a timer application may be individually configured as general purpose digital I/O pins by the timer 1 module port control registers (T1PC1 and T1PC2).

Timer	1	Module	I/O	Pin	Functions
-------	---	--------	-----	-----	-----------

PIN	DUAL COMPARE MODE	CAPTURE/COMPARE MODE
T1IC/CR	Counter Reset input	Input Capture input
T1PWM	PWM output	Compare output
T1EVT	External Event input or Pulse Accumulate input	External Event input or Pulse Accumulate input


The **Dual Compare mode** (T1 MODE = 0) provides two compare registers, an external resettable counter, and a timer output pin. These allow the timer to act as an interval timer, a PWM output, simple output toggle, or many other timer functions. The Dual Compare mode as shown in Figure 10 continuously compares the contents of the two compare registers to the current value of the 16-bit counter. If a timer compare register equals the counter, the circuit sets the associated interrupt flag to 1 and toggles the T1PWM output pin if enabled, and/or



generates a Timer 1 interrupt. An output compare equal condition from the dedicated compare register can also initiate a counter reset. A programmable interval timer function, selected by using the compare equal condition to generate a system interrupt and the counter reset function, generates a periodic interrupt.

Either compare function may be used to toggle the T1PWM output pin when a timer compare equal occurs, while the other compare function may be used for another system timing function. Using both compare functions to control the T1PWM pin allows direct PWM generation with minimal CPU software overhead. In typical PWM applications, the compare register is written with the periodic interval and is configured to allow counter reset on compare equal, and the Capture/Compare register is written with the pulse width to be generated within that interval. The program pulse width may be changed by the application program during the timer operation to alter the PWM output. For high-speed control applications, a minimum pulse width of 200 ns and a period as low as 400 ns can be maintained when using a clock of 20 MHz.

In addition, a PWM output that is initiated by a transition on an external pin is provided by the timer hardware to support time-critical control applications. Typically, in these applications an external input (T1IC/CR) is used to reset the counter, generate a timer interrupt, and toggle the T1PWM pin to start the PWM output. The compare function will then toggle the output after the programmed pulse width has elapsed. The input edge detect function is enabled under program control by the T1CR DET ENA bit, and upon the next occurrence of the selected edge transition, the T1EDGE INT FLAG bit is set to 1, a timer interrupt is generated (if T1EDGE INT ENA = 1), and the T1PWM output pin is toggled (if T1CR OUT ENA = 1). Selection of the active input transition is under control of T1EDGE POLARITY. In the Dual Compare mode, the edge detect function must be re-enabled after each valid edge detect.




NOTE 4: The numbers on the diagram, such as 4C.0, identify the register and the bit in the peripheral frame. For example, the actual address of 4C.0 is 104Ch, bit 0, in the T1CTL4 register.

Figure 10. Timer 1 — Dual Compare Mode



SPNS012B - MAY 1987 - REVISED DECEMBER 1990

In the Capture/Compare mode (T1 MODE = 1), T1 is configured to provide one input capture register for external timing and pulse width measurement, and one compare register for use as a programmable interval timer. The compare register in this mode functions the same as in the Dual Compare mode described above, including the ability to toggle the PWM pin. The capture/compare register functions in this mode as a 16-bit input capture register, as shown in Figure 11. On the occurrence of a valid input on the T1IC/CR pin, the current counter value is loaded into the 16-bit input capture register, the T1 EDGE INT FLAG is set to 1, and a timer interrupt is generated (if T1 EDGE INT ENA = 1). The input detect function is enabled by the T1 EDGE DET ENA bit, with T1 EDGE POLARITY selecting the active input transition. In the Capture/Compare mode, the edge detect function, once enabled, remains enabled following a valid edge detect.



NOTE 4: The numbers on the diagram, such as 4C.0, identify the register and the bit in the peripheral frame. For example, the actual address of 4C.0 is 104Ch, bit0, in the T1CTL4 register.

Figure 11. Timer 1 — Capture/Compare Mode

timer 1 module watchdog timer

The watchdog timer, contained in the timer 1 module, is a free-running 16-bit resettable up-counter clocked by the output of the Prescaler/Clock Source. The timer is software configured as either a watchdog timer to protect against system software failures and corruption, or as a general purpose timer if the watchdog function is not desired. The 16-bit up-counter is programmable (via the WD OVRFL TAP SEL bit) to set the initial count at either 0000h or 8000h. The current value of the watchdog timer may be read at any time during its operation.

In the **Watchdog mode** (WD OVRFL RST ENA = 1), the timer will generate a system reset if the timer is re-initialized by an incorrect value or if the counter overflows. The required re-initialization frequency is determined by the system clock frequency, the prescaler/clock source selected, and whether the WD OVRFL TAP SEL bit is set for 15 or 16 bit counter rollover. With a clock = 20 MHz, the watchdog timer overflow rates range form 6.55 ms to 3.35 seconds. These values are selected prior to entering the watchdog mode because once the software enables the watchdog reset function (WD OVRFL RST ENA set to 1), subsequent writes to these control bits are ignored. Writes to these watchdog control bits can occur only following a powerup reset, which enhances watchdog timer system integrity.

The watchdog timer is re-initialized by writing a predefined value to the watchdog reset key (WDRST) located in the peripheral file. The proper reset key alternates between 55h and AAh, beginning with 55h following the enable of the watchdog reset function. Writes of the correct value must occur prior to the timer overflow period. A write of any value other than the correct predefined value to the watchdog reset key will be interpreted as a lost program and a system reset will be initiated. A watchdog timer overflow or incorrect reset key will set the WD OVRFL INT FLAG bit to 1 and may be interrogated by the program following system reset to determine the source of the reset.

In the **Non-watchdog mode** (WD OVRFL RST ENA = 0), the watchdog timer may be used as an event counter, pulse accumulator, or as an interval timer. In this mode, the system reset function is disabled. The watchdog counter is re-initialized by writing any value to the watchdog reset key (WDRST). In real-time control applications, the timer overflow rates are determined by the system clock frequency, the prescaler/clock source value selected, and the value of the WD OVRFL TAP SEL bit. If the WD counter is not reset before overflowing, the counter will roll over to either 0000h or 8000h, as determined by the WD OVRFL TAP SEL bit, and continue counting. Upon counter overflow, the WD OVRFL INT FLAG is set to 1 and a timer interrupt is generated if the WD OVRFL INT ENA bit set to 1. Alternately, an external input on the T1EVT pin may be used with the watchdog timer to provide an additional 16-bit event counter or pulse accumulator.




Figure 12. Watchdog/General Purpose Timer



Peripheral File Frame 4: Timer 1 Module Control Registers

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0						
1040h	P040	Bit 15			Counte	er MSB			Bit 8	TICNTR					
1041h	P041	Bit 7			Counte	er LSB			Bit 0	110.0					
1042h	P042	Bit 15			Compare R	egister MSB			Bit 8	T1C					
1043h	P043	Bit 7			Compare R	egister LSB			Bit 0						
1044h	P044	Bit 15		С	apture/Compa	re Register MS	В		Bit 8	T1CC					
1045h	P045	Bit 7													
1046h	P046	Bit 15	Bit 15 Watchdog Counter MSB Bit 8												
1047h	P047	Bit 7	Bit 7 Watchdog Counter LSB Bit 0												
1048h	P048	Watchdog Reset Key													
1049h	P049	WD OVRFL TAP SEL [†]	WD INPUT SELECT 2 [†]	WD INPUT SELECT 1 [†]	WD INPUT SELECT 0 [†]	_	TI INPUT SELECT 2	TI INPUT SELECT 1	TI INPUT SELECT 0	T1CTL1					
104Ah	P04A	WD OVRFL RST ENA	WD OVRFL INT ENA	WD OVRFL INT FLAG	TI OVRFL INT ENA	T1 OVRFL INT FLAG			T1 SW RESET	T1CTL2					
Mode: Dual Compare															
104Bh	P04B	T1 EDGE INT FLAG	T1C2 INT FLAG	T1C1 INT FLAG	_	_	T1 EDGE INT ENA	T1C2 INT ENA	T1C1 INT ENA	T1CTL3					
104Ch	P04C	T1 MODE = 0	T1C1 OUT ENA	T1C2 OUT ENA	T1C1 RST ENA				T1EDGE DET ENA	T1CTL4					
Mode:	Captur	e/Compare													
104Bh	P04B	T1EDGE INT FLAG	_	T1C1 INT FLAG		_	T1 EDGE INT ENA	_	T1C1 INT ENA	T1CTL3					
104Ch	P04C	T1 MODE = 1	T1C1 OUT ENA	_	T1C1 RST ENA	_	T1EDGE POLARITY		T1EDGE DET ENA	T1CTL4					
										_					
104Dh	P04D		_		_	T1EVT DATA IN	T1EVT DATA OUT	T1EVT FUNCTION	T1EVT DATA DIR	T1PC1					
104Eh	P04E	T1PWM DATA IN	T1PWM DATA OUT	T1PWM FUNCTION	T1PWMT1IC/CR DATA DIR DATA IN		T1IC/CR DATA OUT	T1IC/CR FUNCTION	T1IC/CR DATA DIR	T1PC2					
104Fh	P04F	T1 STEST	T1 PRIORITY	_	_				-	T1PRI					

[†] Subsequent writes to these control bits are ignored after the WD OVRFL RST ENA bit is set to 1 (see **timer1 module watchdog timer)** and can be initialized only following a **powerup reset**.

The formulas in Figure 13 show the calculations for the resulting time, given values in the compare registers T1C and T1CC.

time =
$$\left(\frac{4}{\text{CLKIN}}\right)$$
 (prescale) (compare + 1)
or
time = t_c (prescale) (compare + 1)

Figure 13. Timer 1 Compare Register Formulas



serial peripheral interface (SPI)

The Serial Peripheral Interface (SPI) is a high-speed synchronous serial I/O port that allows a serial bit stream of programmed length (one to eight data bits) to be shifted into and/or out of the device at a programmed bit transfer rate. The SPI is normally used for communications between the microcontroller and external peripherals or another microcontroller. Typical applications include external I/O or peripheral expansion using devices such as shift registers, display drivers, A/D converters, etc. Multiprocessor communications are also supported by the master/slave operation of the SPI.

Three I/O pins are associated with the SPI. These include the SPI slave-in master-out (SPISIMO), SPI slave-out master-in (SPISOMI), and SPI serial serial clock (SPICLK). These I/O pins can be configured for three-wire full-duplex transmit/receive or two-wire receive or transmit only. Any of these three pins not used in an SPI application may be individually configured as general purpose digital I/O pins controlled by SPIPC1 and SPIPC2.




Figure 14. SPI Block Diagram

A variety of multiprocessor configurations can be supported, ranging from single master with multiple slaves to multi-master systems. General purpose I/O pins can be used to implement the slave enables and multi-master hardware handshakes between microcontrollers in the network.

The MASTER/SLAVE bit of the SPICTL control register determines if the SPI operates in the master or slave mode. Master or slave data transmission can be disabled by writing a zero to the TALK bit of the SPICTL control register, forming a two-wire receive-only network (SPICLK and data in).

In the **Master mode** (MASTER/SLAVE = 1), the SPI provides the serial clock on the SPICLK pin for the entire serial communications network. The SPICCR register (SPI BIT RATE2, RATE1, RATE0) determines the bit transfer rate for the network, both transmit and receive. For any specific system clock frequency, there are eight data transfer rates that can be selected by these control bits. The data transfer rate is defined by selecting a one-of-eight divide-by of the system clock frequency (divide-by-2, -4, -8, -16, -32, -64, -128, and -256).



SPNS012B -- MAY 1987 -- REVISED DECEMBER 1990

SPI Baud Rate = $\frac{\text{CLKIN}}{8 \times 2^{\text{b}}}$

where b = bit rate in SPICCR bit 3, 4, 5 (range 0-7).

Data written to the SPIDAT register initiates data transmission on the SPISIMO pin, MSB of data transmitted first. Simultaneously, received data is shifted in the SPISOMI pin into the SPIDAT register, and upon completion of transmitting the selected number of bits, the data is transferred to the SPIBUF (double buffered receiver) for reading by the CPU to permit new transactions to take place. Data is shifted into the SPI the most significant bit first, there it is stored right-justified in the SPIBUF. To receive a character when operating as a master, data must be written to the SPIDAT to initiate the transaction. When the specified number of data bits have been shifted into or out of the SPIDAT register, the SPI INT FLAG bit is set and if the SPI INT ENA bit is set to one, an Interrupt is asserted.

In the Slave mode (MASTER/SLAVE = 0), data shifts out on the SPISOMI pin and in on the SPISIMO pin. The SPICLK pin is used as the input for the serial shift clock, which is supplied from the external network master. The transfer rate is defined by the input clock on the SPICLK pin, which is supplied from the network master. The SPICLK input frequency should be no greater than system clock frequency divided by eight.

Data written to the SPIDAT register will be transmitted to the network when the SPICLK is received from the network master. To receive data, the SPI waits for the network master to send SPICLK and then shifts the data on the SPISIMO pin into the SPIDAT register. If data is to be transferred by the slave simultaneously, then it must be written to the SPIDAT register prior to the beginning of SPICLK.

Compatibility with the broadest range of existing peripheral devices is provided by the SPI through its software programmable transmit/receive character length, bit transfer rate, and clock polarity. A character length from one to eight data bits is selected by writing to the SPICCR control register (SPI CHAR2, CHAR1, and CHAR0) to specifically match the peripheral's data length requirements, thereby not requiring the overhead of data bit padding during communications. Applications requiring more than eight bits of serial data use multiple back-to-back SPI operations.

External peripherals enable output data on either the rising or the falling edge of the serial clock, while latching incoming data on the opposite edge. The SPI supports data transfer using either of these approaches. The CLOCK POLARITY bit controls the steady-state or at-rest condition of the SPICLK signal. This bit affects both master and slave modes of operation. When CLOCK POLARITY is set to 1, the at-rest level of SPICLK is a logic one (high). Data is enabled at the output on the falling edge of SPICLK, and data is latched by the network master and slaves on the rising edge of SPICLK. When CLOCK POLARITY is set to zero, the at-rest level of SPICLK is a logic zero (low). Data is enabled for output on the rising edge of SPICLK, and data is latched by the network master on the falling edge of SPICLK.

SPNS012B — MAY 1987 — REVISED DECEMBER 1990

Peripheral File Frame 3: Serial Peripheral Interface (SPI) Control Registers

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0						
1030h	P030	SPI SW RESET	CLOCK POLARITY	SPI BIT SPI BIT RATE2 RATE1		SPI BIT RATE 0	SPI CHAR2	SPI CHAR1	SPI CHAR0	SPICCR					
1031h	P031	RECEIVER OVERRUN	SPI INT FLAG			_	MASTER/ SLAVE	TALK	SPI INT ENA	SPICTL					
1032h to 1036h	P032 to P036		Reserved SPI Receive Data Buffer Register												
1037h	P037		SPI Receive Data Buffer Register												
1038h	P038	Reserved													
1039h	P039				SPI Serial D	ata Register				SPIDAT					
103Ah to 103Dh	P03A to P03C				Rese	erved									
103Dh	P03D	SPICLK SPICLK SPICLK SPICLK DATA IN DATA OUT FUNCTION DATA DIR													
103Eh	P03E	SPISIMO DATA IN			SPISIMO DATA DIR	SPISOMI DATA IN	SPISOMI DATA OUT	SPISOMI FUNCTION	SPISOMI DATA DIR	SPIPC2					
103Fh	P03F	SPI STEST	SPI PRIORITY	SPI ESPEN	_	_	_	_	_	SPIPRI					

instruction set

The TMS370 family instruction set consists of 73 instructions that control input, output, data manipulations, data comparisons, and program flow. The instruction set is supported with 14 addresssing modes to provide the flexibility to optimize programs to the user's applications. For example, the MOV instruction has 27 operand combinations supported by its addressing modes.

ADDRESSING MODE	E	XAMPLE	OPERATION
GENERAL: Implied Register Peripheral Immediate PC Relative Stack Pointer Relative	LDSP MOV MOV ADD JMP MOV	R5,R4 P025,A #123,R3 offset 2(SP),(A)	(B) → (SP) (0005) → (0004) (1025) → A 123 + (03) → (03) PCN + offset → (PC) (2 + (SP)) → (A)
EXTENDED: Absolute Direct Absolute Indexed Absolute Indirect Absolute Offset Indirect Relative Direct Relative Indexed Relative Indirect Relative Offset Indirect	MOV MOV MOV JMPL JMPL JMPL JMPL	A,1234 1234(B),A @R4,A 12(R4),A 1234 1234(B) @R4 12(R4)	(A) → (1234) (1234) + (B) → (A) (1(3:R4)) → (A) (12 + (R3:R4)) → (A) PCN + 1234 → (PC) PCN + (R3:R4) → (PC) PCN + (R3:R4) → (PC) PCN + (R3:R4) → (PC) PCN + (R3:R4) → (PC)

PCN = 16-bit address of next instruction.

The CPU controls instruction execution by executing microinstructions from a dedicated control memory at a rate of one microinstruction per internal system clock cycle, $t_{\rm C}$. The number of system clock cycles required to execute one assembly language instruction varies depending on the instruction complexity, operand addressing mode, and number of wait states. Instruction execution times are stated in terms of the number of internal system clock cycles per instruction. Instruction execution times vary from 5 to 63 internal system clock cycles, with most instructions requiring less than 10 cycles to complete.

Similarly, the number of bytes of program memory required to store an instruction will vary with instruction complexity and addressing mode. TMS370 instructions require from one to five bytes of program memory space, with most instructions occupying one or two bytes.

The TMS370 INSTRUCTION SET SUMMARY, beginning on page 28, shows the instruction set, the addressing modes, the program memory byte length, and the execution cycle count for each instruction. The Addressing Mode entries are in the format of BYTE LENGTH/CYCLE COUNT. The following symbols and abbreviations are used:

SYMBO	DEFINITION	SYMBOL	DEFINITION
s	Source Operand	d/D	Destination Operand (8-bit/16-bit)
Α	Register A or R0 in Register File	В	Register B or R1 in Register File
Rs	Source Register in Register File	Rd	Destination Register in Register File
Ps	Source Register in Peripheral File	Pd	Destination Register in Peripheral File
Rps	Source Register Pair (Rn, Rn-1)	Rpd	Destination Register Pair (Rn, Rn-1)
Rp	General Purpose Register Pair	label	16-bit Label
iop8	8-bit Immediate Operand	iop16	16-bit Immediate Operand
off8	8-bit Signed Offset (label – PCN)	off16	16-bit Signed Offset
PC	Program Counter	PCN	16-bit Address of Next Instruction
SP	Stack Pointer	ST	Status Register
#	Immediate Operand	@	Indirect Addressing Operand
С	Status Register Carry Bit	XADDR	16-bit Address
()	Contents of		Is Assigned to



⁽x) = Contents of memory at address x.

⁽⁽x)) = Contents of memory location designated by contents at address x.

SPNS012B — MAY 1987 — REVISED DECEMBER 1990

TMS370 Instruction Set Summary

		T				DDRE	I					
١ ۵	PERATION	-	DIREC	`T		IDDAL	.551110	EXTEN			1	DESCRIPTION
"	LIMITON	A	B	Rd	Pd	label	@Rp	label(B)	off8(Rp)	off8(SP)	OTHER	DESCRIPTION
ADC	B, Rs, #iop8,	1/8 2/7 2/6	2/7 2/6	3/9	10	iacci	Gilb	(aber(b)	ono(np)	uno(ar)	OHILI	Add with Carry (s) + (d) + (C) → (d)
ADD	B, Rs, #iop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8								Add (s) + (d) → (d)
AND	A, B, Rs, #iop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8	2/9 2/9 3/10							And (s) AND (d) → (d)
BR	торо,	2,0	2/0	3/0	3/10	3/9	2/8	3/11	4/15			Branch; D → XADDR
BTJ0 [†]	A,,off8 B,,off8 Rs,,off8 #iop8,,off8	A,off8			Bit Test and Jump If One If (s) AND (d) ≠ 0 then PCN + offset → (PC)							
BTJZ [†]	A,,off8 B,,off8 Rs,,off8 #iop8,,off8	2/10 3/9 3/8	3/9 3/8	4/11 4/10	3/10 3/10 4/11							Bit Test and Jump If Zero If (s).AND.(not d) ≠ 0 then PCN + offset → (PC)
CALL	_					3/13	2/12	3/15	4/19			Call; Push PCN, D → XADDR
CALLR	_					3/15	2/14	3/17	4/21			Call Relative Push PCN, PCN + XADDR → (PC)
CLR		1/8	1/8	2/6								Clear; 0 → (d)
CLRC											1/19	Clear Carry; 0 → (C)
СМР	,A B, Rs, #iop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8		3/11	2/10	3/13	4/17	2/8		Compare (d) – (s) computed and Status Register flags set
СМРВІТ	_			3/8	3/10							Complement Bit (One's complement)
CMPL	_	1/8	1/8	2/6								Two's complement; $0100h - (s) \rightarrow (d)$
DAC	8, Rs, #iop8,	1/10 2/9 2/8	2/9 2/8	3/11 3/10								Decimal Add with Carry (s) + (d) + (C) → (d) (BCD)
DEC	_	1/8	1/8	2/6								Decrement; (d) $-1 \rightarrow$ (d)
DINT											2/6	Disable Interrupt; 00 → (ST)
DIV	Rs,	A:B/R:		Integer Divide; 16 by 8-bit A:B/Rs → A(=quo), B(=rem) # cycles depends on operands								
DJNZ†,off8		2/10	2/10	3/8								Decrement and Jump If Not 0 (d) $= 1 \rightarrow (d)$; if (d) $\neq 0$ then PCN + offset \rightarrow (PC)

[†] Add 2 to cycle count if jump is taken.

^{*} Actual number of cycles is 14 if the quotient is greater than 8 bits (overflow condition).



SPNS012B — MAY 1987 — REVISED DECEMBER 1990

TMS370 Instruction Set Summary (continued)

	·	Γ	-									
0	PERATION		DIREC	T		Γ		EXTEN	DED			DESCRIPTION
		Α	В	Rd	Pd	label	@Rp	label(B)	off8(Rp)	off8(SP)	OTHER	ř
DSB	В,	1/10										Decimal Subtract with Borrow
	RS,	2/8	2/9	3/11					2			(d) - (s) - 1 + (C) → (d) (BCD)
	#iop8,	2/8	2/8	3/10								
EINT											2/6	Enable Interrupts; 0Ch → (ST)
EINTH											2/6	EINT High Priority; 04h → (ST)
EINTL											2/6	EINT Low Priority; 08h → (ST)
IDLE											1/6	Idle Until Interrupt, Low Power entry
INC	_	1/8	1/8	2/6								Increment; (d) + 1 → (d)
INCW	#off8,			3/11								(Rp) + offset → (Rp)
INV	_	1/8	1/8	2/6								Invert; NOT (d) → (d)
JMP	eroses.										2/7	Jump; PCN + offset8 → (PC)
JMPL					!	3/9	2/8	3/11	4/15			Jump; PCN + XADDR → (PC)
Jend† JN JZ JC JP JPZ JNZ JNZ JNC JNC JNV JSE JL JL JL JLB JLB JLB JLB JLB JLB JLB JL											2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5	Jump Conditional Negative Zero Carry Positive or Zero Negative or Zero No Carry Overflow, signed No Overflow, signed Greater Than or Equal, signed Less Than, signed Greater Than, or Equal, signed Less Than or Equal, signed Less Than or Equal, signed
ЈВІТО†	-			4/10	4/11							Jump If Bit = 0
JBIT1 [†]	-			4/10	4/11							Jump If Bit = 1
LDSP											1/7	Load Stack Pointer; (B) → (SP)
LDST	#iop8										2/6	Load ST Register; (s) → (SP)
MOVW	A, , A B, Rs, Ps, #iop8, Rps,	1/8 2/7 2/8 2/6	1/9 1/8 2/7 2/8 2/6	2/7 2/7 2/7 3/9 3/10 3/8	2/8 2/8 2/8 3/10 3/9	3/10 3/10	2/9 2/9	3/12 3/12	4/16 4/16	2/7 2/7		Move; (s) → (d) Move Word; 16-bit operands
	#iop16, #iop16(B), #off8(Rp),			4/13 4/15 5/19								Move word; 16-bit operands $(s) \rightarrow (d)$

[†] Add 2 to cycle count if jump is taken.



TMS370 Instruction Set Summary (concluded)

					-	DDRE	SSING	MODES			***************************************	
0	PERATION		DIREC	Т				EXTEN	DED			DESCRIPTION
Į		A	В	Rd	Pd	label @Rp label(B)			off8(Rp)	off8(SP)	OTHER	
MPY	B, RS, #iop8,	1/47 2/46 2/45	2/46 2/45	3/48 3/47								Multiply (s) × (d) → (A:B) A = MSB, B = LSB
NOP						İ					1/7	NOP; (PC) +1 → (PC)
OR	A, B, Rs, #iop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8	2/9 2/9 3/10							OR (s) OR (d) \rightarrow (d)
POP	_	1/9	1/9	2/7							1/8	Pop Top of Stack ((SP)) → (d); (SP) – 1 → (SP)
PUSH	_	1/9	1/9	2/7							1/8	Push onto Stack $(SP) + 1 \rightarrow (SP)$; $(s) \rightarrow ((SP))$
RL RLC	_	1/8 1/8	1/8	2/6 2/6								Rotate Left Rotate Left Through Carry
RR	_	1/8	1/8	2/6								Rotate Right
RRC		1/8	1/8	2/6							1/12	Rotate Right Through Carry Return from Interrupt Pop PC, Pop ST
RTS			-								1/9	Return from Subroutine, Pop PC
SBIT0	-			3/8	3/10							Set Bit to 0
SBIT1				3/8	3/8						47	Set BIT to 1
SETC	_	4.00									17	Set Carry; A0h → (ST)
SSB	B, Rs,	1/8 2/7	2/7	3/9								Subtract with Borrow $(d) - (s) - 1 + (C) \rightarrow (d)$
	#iop8	2/6	2/6	3/8								(a) - (s) - 1 + (c) - (a)
STSP			2,0	0,0							1/8	Store Stack Pointer; (SP) → (B)
SUB	B,	1/8										Subtract
	Rs, #iop8,	2/7 2/6	2/7	3/9 3/8								$(d) - (s) \rightarrow (d)$
SWAP		1/11	1/11	2/9								Swap Nibbles s(7-4,3-0) → d(3-0,7-4)
TRAPn											1/14	Trap to Subroutine; Push PCN; Vector n → (PC)
TST		1/9	1/10									Test; Set flags from register
XCHB		1/10	1/10	2/8								Exchange B; (B) ↔ (d)
XOR	A B	1/8			2/9 2/9							Exclusive OR (s) XOR (d) \rightarrow (d)
Rs, #iop8,		2/7 2/6	2/7 2/6	3/8	3/10							

SPNS012B - MAY 1987 - REVISED DECEMBER 1990

						•	TMS3	70 Far	nily O	PCODI	E/Instr	ucti	on Ma	ар				
							F I	R	S T	N	ı	В	B L	E				
		0	1	2	3	4	5	6	7	8	9		Α	В	С	D	E	F
	0	JMP ra 2/7							INCW #n,Rd 3/11	MOV Pa,A 2/8				CLRC TST A 1/9	MOV A,B 1/9	MOV A,Rd 2/7	TRAP 15 1/14	LDST n 2/6
	1	JN ra 2.5		MOV A,Pd 2/8			MOV B,Pd 2/8		MOV Rs,Pd 3/10		MOV Ps,Rd 3/10					MOV B,Rd 2/7	TRAP 14 1/14	MOV n(SP),A 2/7
	2	JZ ra 2/5	MOV Rs,A 2/7	MOF #n,A 2/6	MOV Rs,B 2/7	MOV Rs,Rd 3/9	MOV #n,B 2/6	MOV B,A 1/8	MOV #n,Rd 3/8			P	MOV s,Rd 3/10	DEC A 1/8	DEC B 1/8	DEC Rn 2/8	TRAP 13 1/14	MOV A,n(SP) 2/7
S	3	JC ra 2/5	AND Rs,A 2/7	AND #n,A 2/7	AND Rs.B 3/9	AND Rs,Rd 3/9	AND #n,B 2/6	AND B,A 1/8	AND #n,Rd 3/8	AND A,Pd 2/9	AND B,Pd 2/9	#	ND n,Pd 2/9	INC A 1/8	INC B 1/8	INC Rn 2/6	TRAP 12 1/14	CMP n(SP),A 2/.8
С	4	JP ra 2/5	OR Rs,A 2/7	OR #n,A 2/6	OR Rs,B 2/7	OR Rs,Rd 3/9	OR #n,B 2/6	OR B,A 1/8	OR #n,Rd 3/8	OR A,Pd 2/9	OR B,Pd 2/9		OR n,Pd 3/10	INV A 1/8	INV B 1/8	INV Rn 2/6	TRAP 11 1/14	extend inst,2 opcodes
0	5	JPZ ra 2/5	XOR Rs,A 2/7	XOR #n,A 2/6	XOR Rs,B 2/7	XOR Rs,Rd 3/9	XOR #n,B 2/6	XOR B,A 1/8	XOR #n,Rd 3/8	XOR A,Pd 2/9	XOR B,Pd 2/9	3	(OR n,Pd 3/10	CLR A 1/8	CLR B 1/8	CLR Rn 2/6	TRAP 10 1/14	
N	6	JNZ ra 2/5	BTJO Rs,A 3/9	BTJO #n,A 3/8	BTJO B,Pd 3/9	BTJO Rs,Rd 4/11	BTJO #n,B 3/8	BTJO B,A 2/10	BTJO #n,Rd 4/10	BTJO A,Pd 3/11	BTJO B,Pd 3/10	#	TJO n,Pd I/11	XCHB A 1/10	XCHB TESTB 1/10	XCHB Rn 2/8	TRAP 9 1/14	IDLE 1/6
D	7	JNC ra 2/5	BTJZ Rs,A 3/9	BTJZ #n,A 3/8	BTJZ Rs,B 3/9	BTJZ Rs,Rd 4/11	BTJZ #n,B 3/8	BTJZ B,A 2/10	BTJZ #n,Rd 4/10	BTJZ A,Pd 3/10	BTJZ B,Pd 3/10	#	TJZ n,Pd 1/11	SWAP A 1/11	SWAP B 1/11	SWAP Rn 2/9	TRAP 8 1/14	MOV #n,Pd 3/10
N	8	JV ra 2/5	ADD Rs,A 2/7	ADD #n,A 2/6	ADD Rs,B 2/7	ADD Rs,Rd 3/9	ADD #n,B 2/6	ADD B,A 1/8	ADD #n,Rd 3/8	MOVW #16,Rd 4/13	MOVW Rs,Rd 3/12	#16	OVW (B),Rd 1/15	PUSH A 1/9	PUSH B 1/9	PUSH Rs 2/7	TRAP 7 1/14	SETC 1/7
1	9	JL ra 2/5	ADC Rs,A 2/7	SX #n,A 2/6	ADC Rs,B 2/7	ADC Rs,Rd 3/9	ADC #n,8 2/6	ADC B,A 1/8	ADC #n,Rd 3/8	JMPL lab 3/9	JMPL @Rd 2/8	la	MPL b(B) 3/11	POP A 1/9	POP B 1/9	POP Rd 2/7	TRAP 6 1/14	RTS 1/9
В	A	JLE ra 2/5	SUB Rs,A 2/6	SUB #n,A 2/6	SUB Rs,B 2/7	SUB Rs,Rd 3/9	SUB #n,B 2/6	SUB B,A 1/8	SUB B,A 1/8	MOV lab,A 3/10	MOV @Rs,A 2/9	lat	MOV (B),A 9/12	DJNZ A,ra 2/10	DJNZ B,ra 2/10	DJNZ Rn,ra 3/8	TRAP 5 1/14	RTI 1/12
В	В	JHS ra 2/5	SBB Rs,A 2/7	SBB #n,A 2/6	SBB Rs,B 2/7	SUB Rs,Rd 3/9	SBB #n,B 2/6	SBB B,A 1/8	SBB #n,Rd 3/8	MOV A,lab 3/10	MOV A,@Rd 2/9	A,I	10V ab(B) 3/12	COMPL A 1/8	COMPL B 1/8	COMPL Rn 2/6	TRAP 4 1/14	PUSH ST 1/8
L	С	JNV ra 2/5	MPy Rs, A 2/46	MPY #n,A 2/45	MPY Rs,B 2/46	MPY Rs,Rd 2/46	MPY #n,B 2/48	MPY B,A 1/47	MPY #n,Rd 3/47	BR lab 3/9	BR @Rd 2/8	la	BR b(B) 1/8	RR A 1/8	RR B 1/8	RR Rn 2/6	TRAP 3 1/14	POP ST 1/8
L	D	JGE ra 2/5	CMP Rs,A 2/7	CMP #n,A 2/6	CMP Rs,B 2/7	CMP Rs,Rd 3/9	CMP #n,B 2/6	CMP B,A 1/8	CMP #n,Rd 3/8	CMP lab,A 3/11	CMP @Rs,A 2/10	lat	MP (B),A 3/13	RRC A 1/8	RRC B 1/8	RRC Rn 2/6	TRAP 2 1/14	LDSP ST 1/7
	Ε	JG ra 2/5	DAC Rs,A 2/9	DAC #n,A 2/8	DAC Rs,B 2/9	DAC Rs,Rd 3/11	DAC #n,B 2/8	DAC B,A 1/10	DAC #n,Rd 3/10	CALL lab 3/13	CALL @Rd 2/12	la 3	ALL b(B) 3/13	RL A 1/8	RL B 1/8	RL Rn 2/6	TRAP 1 1/14	STSP ST 1/8
	F	JLO ra 2/5	DSB Rs,A 2/9	DSB #n,A 2/8	DSB Rs,B 2/9	DSB Rs,Rd 3/11	DSB #n,B 2/8	DSB B,A 1/10	DSB #n,Rd 3/10	CALLR lab 3/15	CALLR @Rd 2/14	l la	ALLR b(B) 3/17	RLC A 1/8	RLC B 1/8	RLC Rn 2/6	TRAP 0 1/14	NOP 1/7

F	ra 2/5	Rs,A 2/9	#n,A 2/8	Rs,B 2/9	Rs,Rd 3/11	#n,B 2/8	B,A 1/10	#n,Rd 3/10	3/15	@Rd 2/14	lab(B) 3/17	1/8	B 1/8	4n 2/6	1/14	1/7
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D .	E	F
	Second byte of two-byte instructions (F4xx):														Ē	F
														8	MOVW n(Rn) 4/15	DIV Rn,A 3/14-63
ra Rn		relative :		s										9	JMPL n(Rn) 4/16	
Rs Rd	_	Register Register	r contai r contai	ning des	stination	byte								A	MOV n(Rn),A 4/17	
Ps Pd Pn	_	Peripher Peripher Peripher	ral regis ral regis	ster con	taining d									В	MOV A,n(Rn) 4/16	
#n #16 lab		Immedia Immedia 16-bit la	ate 16-t											С	BR n(Rn) 4/16	
@Ri	ı —	16-bit ad	ddress	of conte	nts of re	gister p	air							D	CMP n(Rn) 4/18	
														E	CALL n(Rn) 4/20	
														,F	CALLR n(R) 4/22	
							*****************	- VICTOR VICTOR							E	F

SPNS012B - MAY 1987 - REVISED DECEMBER 1990

development system support

The TMS370 family development support tools include an Assembler, a C-Compiler, a Linker, an In-Circuit emulator (XDS – eXtended Development Support), and an EEPROM/UVEPROM programmer. All of the tools work closely together using any MS ™-DOS-Based Personal Computer (PC) or a VMS ™-based DEC VAX™ computer as the host and central control element. This allows selection of the host computer and the text management and editing tools based on user preference.

- Assembler/Linker (Part Number TMDS3740810-02 for PC, Part No. TMDS3740210-08 for VAX/VMS)
 - Extensive macro capability.
 - High-speed operation.
 - Format conversion utilities available for popular formats.
- ANSI C-Compiler (Part No. TMDS3740815-02 for PC, Part No. TMD3704215-08 for VAX/VMS)
 - Generates assembly code to the TMS370 that can be easily inspected.
 - The compilation, assembly and linking steps can all be performed with a single command.
 - Enables the user to directly reference the TMS370's port registers by using a naming convention.
 - Provides flexibility in specifying the storage for data objects.
 - C-functions and Assembly functions can be easily interfaced.
- XDS/11 (eXtended Development Support) In-Circuit Emulator (Part Number TMDS3761111)
 - PC-based, window/function-key oriented user interface for ease of use and a rapid learning environment.
 - Symbolic debugging.
 - Execute single/multiple instructions, single/multiple statements, until/while condition, or at full speed until breakpoint.
 - The user needs to provide a regulated 5 V power supply with a 3A current capability.
- XDS/22 (eXtended Development Support) In-Circuit Emulator (Part Number TMDS3762210)
 - Contains all of the features of the XDS/11 described above but does not require an external power supply.
 - Contains sophisticated breakpoint trace and timing hardware that provides up to 2047 qualified trace samples with symbolic disassembly.
 - Allows break points to be qualified by address and/or data on any type of memory acquisition. Up to four levels of events can be combined to cause a breakpoint.
 - Provides timers fo analyzing total and average time in routines.
 - Contains an eight line logic probe for adding visibility of external signals to the breakpoint qualifier and to the trace display.
- EEPROM/EPROM Programmer (Part Number TMDS3760510)
 - PC-based, window/function-key oriented user interface for ease of use and a rapid learning environment
 - Supports all TMS370 series devices to provide rapid target prototyping capability.
 - Also programs TMS2732, TMS2764, TMS27128, and TMS27256 NMOS and CMOS EPROMs.
 - Plug-in personality boards and loadable parameters to support future packages and devices.
- Design Kit (Part No. TMDS3770110)
 - Includes TMS370 Application Board and TMS370 Assembler diskette and documentation.
 - Supports quick evaluation of TMS370 functionality.
 - Capability to upload and download code.
 - Capability to execute programs and software routines, and to single-step executable instructions.
 - Software breakpoints to halt program execution at selected addresses.
 - Wire-wrap prototype area.
 - Reverse assembler.

MS is a trademark of Microsoft Corporation. VMS, DEC, and VAX are trademarks of Digital Equipment Corporation.



SPNS012B - MAY 1987 - REVISED DECEMBER 1990

absolute maximum ratings over operating free-air temperature range (unless oth	erwise noted)†
Supply voltage, V _{CC} (see Note 6)	$-$ 0.6 to 7 V
Input voltage range, All pins except MC	$-$ 0.6 to 7 V
MC	
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC)}	±20 mA
Continuous output current per buffer, $I_O(V_O = 0 \text{ to } V_{CC)}$ (see Note 5)	
Maximum I _{CC} current	170 mA
Maximum I _{SS} current	–170 mA
Continuous power dissipation	500 mW
Storage temperature range	65°C to 150 °C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	PARAM	ETER	MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 6)		4.5	5	5.5	V
Vcc	CC RAM data-retention supply voltage (see Note 7)		3		5.5	V
	V _{IL} Low-level input voltage	All pins except MC	Vss		0.8	
VIL		MC, normal operation	VSS		0.3	V
		All pins except MC, XTAL2/CLKIN, and RESET	2		Vcc	
14	High level input valte as	MC/Write Protect Override (WPO)	11.7		13	V
VIH	High-level input voltage	XTAL2/CLKIN	0.8 V _C (0	Vcc	٧
		RESET	0.7 VC	0	Vcc	
~ ^ ::	Operating free pir temperature	A version	- 40		85	°C
'A	TA Operating free-air temperature	L version	0		70	°C

NOTES: 6. Unless otherwise noted, all voltages are with respect to VSS.

NOTES: 5. Electrical characteristics are specified with all output buffers loaded with the specified Io current. Exceeding the specified Io current in any buffer may affect the levels on other buffers.

To guarantee RAM data retention form 3 V to 4.5 V, RESET must be externally asserted and released only while V_{CC} is within the recommended operating range of 4.5 V to 5.5 V.

SPNS012B - MAY 1987 - REVISED DECEMBER 1990


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOL	Low-level digital output voltage		I _{OL} = 1.4 mA			0.4	V
V	Lieb level evisualities		I _{OH} = - 50 μA	0.9 V _C	0.9 V _{CC}		.,
∨он	High-level output voltage		I _{OH} = – 2 mA	2.4			٧
			0 V ≤ V ₁ ≤ 0.3 V			10	
ij	Input current	MC	0.3 V < V _I ≤ 13 V			650	μA
		I/O pins	0 V ≤ VI ≤ VCC			± 10	μА
lol	Low-level output current		V _{OL} = 0.4 V	1.4			mA
ЮН	High-level output current		V _{OH} = 0.9 V _{CC}	- 50			μА
·On	- Ingriever output current		V _{OH} = 2.4 V	- 2			mA
lcc	Supply current (Operating mode)		(see Notes 8 and 9) CLKIN = 20 MHz		20	36	
.00	Osc Power bit = 0 (see Note 10)		(see Notes 8 and 9) CLKIN = 12 MHz		13	25	mA
			(see Notes 8 and 9) CLKIN = 2 MHz		5	11	
lcc	Supply current (Standby mode)		(see Notes 8 and 9) CLKIN = 20 MHz		10	17	
00	Osc Power bit = 0 (see Note 11)		(see Notes 8 and 9) CLKIN = 12 MHz		6.5	11	mA
			(see Notes 8 and 9) CLKIN = 2 MHz		2	3.5	
1	Supply current (Standby mode)		(see Notes 8 and 9) CLKIN = 12 MHz		4.5	8.6	
lcc	Osc Power bit = 1 (see Note 12)		(see Notes 8 and 9) CLKIN = 2 MHz		1.5	3.0	mA
lcc	Supply current (Halt Mode)		(see Note 8) XTAL2/CLKIN < 0.2 V		1	30	μΑ

- NOTES: 8. Single chip mode, ports configured as inputs, or outputs with no load. All inputs \leq 0.2 V or \geq V_{CC}- 0.2 V.
 - XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Currents
 may be higher with a crystal oscillator. At 20 MHz this extra current = .01 mA x (total load capacitance + crystal capacitance in pF).
 - 10. Maximum operating current for TMS370Cx10 = 1.4 (CLKIN) + 8 mA.
 - 11. Maximum standby current for TMS370Cx10 = 0.75 (CLKIN) + 2 mA.
 - 12. Maximum standby current for TMS370Cx10 = 0.56 (CLKIN) + 1.9 mA. (Osc power bit valid only from 2 MHz to 12 MHz.)


SPNS012B -- MAY 1987 -- REVISED DECEMBER 1990

Recommended Crystal/Clock Connections



[†] The crystal/ceramic resonator frequency is four times the reciprocal of the system clock period.

Typical Output Load Circuit§



Case 1: $V_O = V_{OH} = 2.4 \text{ V}$; Load Voltage = 0 V Case 2: $V_O = V_{OL} = 0.4 \text{ V}$; Load Voltage = 2.1 V

[‡] The values of C1 and C2 should be the values recommended by the crystal/ceramic resonator manufacturer.

[§] All measurements are made with the pin loading as shown unless otherwise noted. All measurements are made with XTAL2/CLKIN driven by an external square wave signal with a 50% duty cycle and rise and fall times less than 10 ns unless otherwise stated.

SPNS012B -- MAY 1987 -- REVISED DECEMBER 1990

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

AR	Array	S	Slave mode
B	Byte	SIMO	SPISIMO
CI	XTAL2/CLKIN	SOMI	SPISOMI
CO	CLKOUT	SPC	SPICLK
PGM	Program	SPC	SPICER

Lowercase subscripts and their meanings are:

С	cycle time (period)	su	setup time
d	delay time	V	valid time
f	fall time	w	pulse duration (width)
r	rise time	X	oscillator

The following additional letters are used with these meanings:

Н	High
L	Low
V	Vallio

PARAMETER MEASUREMENT INFORMATION

All timings are measured between high and low measurement points as indicated in the figures below.




SPNS012B - MAY 1987 - REVISED DECEMBER 1990

external clocking requirements†

NO.		PARAMETER	MIN	МОМ	MAX	UNIT
1	tw(CI)	XTAL2/CLKIN pulse duration (see Note 13)	20			ns
2	t _{r(CI)}	XTAL2/CLKIN rise time			30	ns
3	t _f (CI)	XTAL2/CLKIN fall time			30	ns
4	td(CIH-COL)	Delay time, XTAL2/CLKIN rise to CLKOUT fall			100	ns
	CLKIN	Crystal operating frequency	2		20	MHz

† For V_{IL} and V_{IH}, refer to "Recommended Operating Conditions". NOTE 13: This pulse may be either a high pulse, as illustrated below, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.

external clock timing




switching characteristics and timing requirements ‡

NO.		PARAMETER		MIN	MAX	UNIT
5	t _C CLKOUT (system	n clock) cycle time	-	200	2000	ns
6	tw(COL) CLKOUT low pu	se duration	0	.5t _C -20	0.5t _c	ns
7	tw(COH) CLKOUT high po	ulse duration		0.5t _C	0.5t _C +20	ns

[‡] t_C = system clock cycle time = 4/CLKIN.


CLKOUT timing



SPNS012B - MAY 1987 - REVISED DECEMBER 1990

general purpose output signal switching time requirements

		MIN	NOM	MAX	UNIT
tr	Rise time			45	ns
tf	Fall time			45	ns



recommended EEPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
tw((PGM)B	Programming signal pulse duration to insure valid data is stored (byte mode)	10			ms
tw(PGM)AR	Programming signal pulse duration to insure valid data is stored (array mode)	20			ms

recommended EPROM operating conditions for programming

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5.5	6.0	V
Vpp	Supply voltage at MC pin	12	12.5	13	V
lpp	Supply current at MC pin during programming (Vpp = 13 V)		35	50	mA
CLKIN	Operating crystal frequency	2		20	MHz

recommended EPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
tw(IEPGM)	Initial programming pulse (see Note 14)	0.95	1	1.05	ms
tw(FEPGM)	Final programming pulse	2.85		78.75	ms

NOTE 14: Programming pulse is active when both EXE (EPCTL.0) and VPPS (EPCTL.6) are set.

Serial Peripheral Interface (SPI) Timing

SPI master external timing characteristics[†]

NO.		PARAMETER	MIN	MAX	UNIT
38	tC(SPC)	SPICLK cycle time	2t _C	256t _C	ns
39	tw(SPCL)	SPICLK-low pulse duration	t _C - 45	0.5t _C (SPC)+45	ns
40	tw(SPCH)	SPICLK-high pulse duration	t _C – 45	0.5t _C (SPC)+45	ns
41	td(SPCL-SIM	OV) Delay time, SPISIMO valid after SPICLK low (Polarity =1)	- 50	50	ns
42	tv(SPCH-SIM	O) SPISIMO data valid after SPICLK high (Polarity =1)	tw(SPCH) - 50		ns


SPI master external timing requirements[†]

NO.			MIN	MAX	UNIT
43	tsu(SOMI-SPCH)	SPISOMI setup time to SPICLK high (Polarity = 1)	0.25t _C + 150		ns
44	tv(SPCH-SOMI)	SPISOMI data valid afterSPICLK high (Polarity = 1)	0		ns

[†] t_C = system clock cycle time = 4/CLKIN.



SPI master external timing



NOTE 15: The diagram above is for Polarity = 1. SPICLK is inverted from above diagram when Polarity = 0.

SPI slave external timing characteristics[†]


	NO.	PARAMETER	MIN	MAX	UNIT
Г	48	td(SPCL-SOMIV)S Delay time, SPISOMI valid after SPICLK low (Polairty = 1)		3.25t _C + 125	ns
	49	t _V (SPCH-SOMI)S SPISOMI data valid after SPICLK high (Polarity =1)	tw(SPCH)S		ns

SPI slave external timing requirements†

NO.		PARAMETER	MIN	MAX	UNIT
45	tc(SPC)S	SPICLK cycle time	8t _C		ns
46	tw(SPCL)S	SPICLK-low pulse duration	4t _C - 45	0.5t _C (SPC)S+45	ns
47	tw(SPCH)S	SPICLK high pulse duration	4t _C - 45	0.5t _c (SPC)S+45	ns
50	tsu(SIMO-SPCH)S	SPISIMO setup time to SPICLK high (Polarity = 1)	0		ns
51	tv(SPCH-SIMO)S	SPISIMO data valid after SPICLK high (Polarity = 1)	3t _C + 100		ns

[†] t_C = system clock cycle time = 4/CLKIN.

SPI slave external timing




NOTES: 16. The diagram above is for Polarity =1. SPICLK is inverted from above diagram when Polarity = 0. 17. As a slave, the SPICLK pin is used as the input for the serial clock, which is supplied from the network master.




MECHANICAL DATA

28-pin ceramic leaded chip carrier package (J suffix)



28-pin plastic leaded chip carrier package (N suffix)




NOTE A: Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.



MECHANICAL DATA


FZ cerquad chip carrier package



NOTES: A. Center line of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.

- B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
- C. The lead contact points are planar with 0,15 (0.006).

28-pin plastic leaded chip carrier package (FN suffix)




NOTES: A. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

B. The lead contact points are planar within 0,101(0.004).





- TMS370 Configured Microcontroller
 - PACT Module
 - -- A/D Module
 - Data EEPROM Module
- CMOS, EEPROM, EPROM, and A/D Technologies on a Single Device
 - EEPROM Programming Via Single 5-V Supply
 - EPROM Programming Via External Supply
- Flexible Operating Features
 - Power Reduction STANDBY and HALT Modes
 - Temperature 40°C to 85°C
 - Input Clock Frequency 2 MHz to 20 MHz
 - Voltage (V_{CC}) 5 V ± 10%
- Internal System Memory Configurations
 - 8K-Byte On-Chip Program Memory
 - Program EPROM (TMS370C732)
 - -- Data EEPROM, 256 Bytes
 - 256 Bytes Static RAM, with 128 Bytes
 Usable by the PACT Module; All 256
 Bytes Usable as Registers
- Programmable Acquisition and Control Timer (PACT) Module
 - Input Capture on up to 6 Pins, 4 of
 Which May Have a Programmable
 Prescaler
 - One Input Capture Pin Can Drive an 8-Blt Event Counter
 - Up to 8 Timer-Driven Outputs
 - Interaction Between Event Counter and Timer Activity
 - 18 Independent Interrupt Vectors
 - Watchdog with Selectable Time-Out Period
 - --- Mini SCI
- Eight-Channel 8-Bit A/D Converter
- 250 mA Typical Latch-Up Immunity at 25°C
- ESD Protection Exceeds 2,000 V per MIL-STD-883C Method 3015



- 36 CMOS/TTL Compatible I/O Pins
 - 14 Bidirectional Pins, 13 Input Pins, and 9 Output Pins
- 44-Pin Plastic Leaded Chip Carrier (PLCC FN Suffix), or 44-Pin Ceramic Leaded Chip Carrier (CLCC FZ Suffix)
- Flexible Interrupt Handling
 - Two S/W Programmable Interrupt Levels
 - Global and Individual Interrupt Masking
 - Programmable Rising or Falling Edge Detect
- TMS370 Series Compatibility
 - Register-to-Register Architecture
 - 256 General-Purpose Registers
 - 14 Powerful Addressing Modes
- PC-Based Workstation Development Support Emphasizes Productivity, Featuring:
 - Realtime In-Circuit Emulation
 - Symbolic Debug
 - Extensive Breakpoint/Trace Capability
 - Software Performance Analysis
 - Multi-Window User Interface
 - EEPROM/EPROM Programming



description

The TMS370C732 device is a member of the TMS370 family of single-chip configurable 8-bit microcontrollers that include the PACT module. The TMS370 family provides cost-effective realtime system control through VLSI integration of advanced on-chip memory and peripheral function modules.

The TMS370C732 device contains the following modules:

256 bytes static RAM (usable as registers), 128 bytes of which are dual port.

Programmable Acquisition and Control Timer (PACT).

Eight-channel eight-bit A/D converter.

8k bytes EPROM of program memory.

256 bytes DATA EEPROM

This family is implemented using high-performance silicon-gate CMOS technology. The low operating power, wide operating temperature range, and high noise immunity of CMOS technology coupled with the high performance and extensive on-chip peripheral functions make the TMS370C732 devices attractive in system designs for automotive electronics, industrial control, computer peripheral control, and motor control.

Uses of the TMS370C732 include prototyping capabilities, and a low-volume alternative to the mask ROM devices in applications where program constraints are likely to change periodically.

The TMS370C732 provides two power reduction modes (STANDBY and HALT) for the applications where low power consumption is critical. Both modes stop all CPU activity (i.e., no instructions are executed). In STANDBY mode, the internal oscillator, the PACT counter, and PACT's first Command/Definition entry remain active. This allows the PACT module to wake the device out of STANDBY mode. In HALT mode, all device activity is stopped. The device retains all RAM data and peripheral configuration bits throughout both power reduction modes.

The TMS370C732 features advanced register-to-register architecture that allows direct arithmetic and logical operations without requiring an accumulator (e.g., ADD R24, R47; add the contents of register 24 to the contents of register 47 and store the result in register 47). The TMS370C732 instruction set is fully compatible with other TMS370 family members, allowing easy transition between members.

The TMS370 family provides the system designer with an economical, efficient solution to realtime control applications. The TMS370 family extended Development System (XDS) solves the challenge of efficiently developing the software and hardware required to design the TMS370 into an ever-increasing number of complex applications. The TMS370 family XDS communicates via a standard RS-232-C interface with an existing personal computer to form a PC-DOS hosted workstation, using the PC's editors and software utilities already familiar to the designer. The TMS370 family XDS emphasizes compatibility and ease-of-use through extensive use of menus and screen windowing so that a system designer can begin developing software with minimum training. Precise realtime in-circuit emulation and extensive symbolic debug and analysis tools ensure efficient software and hardware implementation as well as reduced time-to-market.



The TMS370 family provides the systems designer a complete solution:

TMS370Cx32 mask ROM devices


TMS370C732 8K-byte program EPROM device

TMS370 family PACT XDS/22 for applications development

Comprehensive product documentation

Customer hotline support

functional block diagram



NOTE Three of Pcrt Disifour I/O buffers (D4, D6, and D7) are internally connected to three of the PACT module's inputs (CP3, CP4, and CP5). The actual pins are D4 CP3, D6:CP4, and D7:CP5



pin descriptions

PIN		10	DESCRIPTION
NAME	NO		WOODIN TON
A0	20	10	Port A is a general purpose bidirectional port
A1	19	10	
42	18	10	
A3	17	10	
A.J	16	10	
A5	15	10	
A6	13	10	
A	12	10	
		 	Port D is a general purpose bidirectional port
D3	23	10	Also configurable as CLKOUT (see Note 1).
D4 CP3	22	10	PACT input capture 3 (see Note 2)
D6 CP4	24	10	PACT input capture 4 (see Note 2).
D7 CP5	21	10	PACT input capture 5 (see Note 2).
INTI	7	1	External interrupt (non-maskable or maskable)/general purpose input pin.
INT2	8	10	Externable maskable interrupt input/general purpose bidirectional pin.
INT3	9	10	Externable maskable interrupt input/general purpose bidirectional pin.
		-	
CP1	40	!	PACT input capture pin 1.
CP2	36	1	PACT input capture pin 2.
CP6	34	1	PACT input capture pin 6. External Event input pin (for event counter).
TXD	41	0	PACT SCI-transmit output pin.
RXD	35	1	PACT SCI receive input pin:
OP1	42	0	PACT output pin 1.
OP2	43	0	PACT output pin 2.
OP3	44	0	PACT output pin 3.
OP4	1	0	PACT output pin 4.
OP5	2	0	PACT output pin 5.
OP6	3	10	PACT output pin 6.
OP7	4	1 0	PACT output pin 7.
OP8	5	0	PACT output pin 8.
ANO	25	11	A/D analog input (AN0 — AN7) or positive reference pins (AN1 — AN7).
ANI	26	1 1	
AN2	27	1 1	
AN3	28	1 :	The analog port may be individually programmed as general purpose input pins if not used as A/I
AN4	30	1	converter analog input or positive reference input.
AN5	31		The state of the s
AN6	32	1 1	
AN7	33	1 1	
RESET	6	1/0	System reset bidirectional pin. As input it initializes microcontroller, as open-drain output it indicate an internal failure was detected by the watchdog or oscillator fault circuit.
MC	39	1	Microcomputer mode control input pin; also enables EEPROM write protection override (WPO) mode
XTAL2; CLKIN	38	1	Internal oscillator crystal input/External clock source input.
XTAL1	37		•
		+	Internal oscillator output for crystal.
V _{CC} ,			
V ₅₅ ,	14		Ground reference for digital logic and digital I/O pins.
V _{CC3}	11		A/D converter positive supply voltage and optional positive reference input.
V _{SS3}	29	I	A/D converter ground supply and low reference input pin.

NOTES. 1. D3 may be configured as CLKOUT by appropriately programming the DPORT1 and DPORT2 registers.

These digital I/O buffers are internally connected to some of the PACT module's input capture pins. This allows the microcontroller to read the level on the input capture pin, or if the Port D pin is configured as an output, to generate a capture. Be careful to leave the Port D pin configured as an input if the corresponding input capture pin is being driven by external circuitry.



memory map

The TMS370 family architecture is based on the Von Neumann architecture, where the program memory and data memory share a common address space. All peripheral input/output is memory mapped in this same common address space. As shown in Figure 1, the TMS370 provides memory-mapped RAM, ROM, EEPROM, EPROM, input/output pins, and peripheral functions.

The peripheral file contains all input/output port control, peripheral status and control, EEPROM/EPROM memory programming, and system-wide control functions. The peripheral file is located between 1010h to 104Fh and is logically divided into 4 Peripheral File Frames of 16 bytes each. Each on-chip peripheral is assigned to a separate peripheral frame through which control and data information is passed. The TMS370C732 has four peripheral and system control frames assigned to Peripheral File Frames 1, 2, 4 and 7, addresses 1010h—101Fh.1020h—102Fh1040h—104Fh, and 1070h—107Fh.




FIGURE 1. TMS370C732 MEMORY MAP

memories

RAM/register file

The TMS370C732 has 256 bytes of static RAM, which serve as both the CPU register file and general-purpose memory. The RAM is treated as registers by the instruction set and is referenced as R0 through R255. The first two registers, R0 and R1, are also called the A and B registers, respectively. The stack is located in the RAM, and operates as a last-in first-out read/write memory. It is used to store the return address on subroutine calls and the contents of the status register at time of interrupt. Accessing this memory as registers is performed in one system clock cycle (t_C), while general-purpose memory access is performed in two system clock cycles.

instructions may be executed from RAM. This versatility enables the internal RAM to be used for functions such as programming the on-chip EEPROM. The user may load external programs or data into the RAM by incorporating a simple loader in the program memory.

The upper 128 bytes of the register files may be used by the PACT module to contain module commands and definitions as well as timer values. Any RAM not used by PACT may be used as additional CPU registers or as general-purpose memory.



TMS370C732 a-Bit Microcontrollers

data EEPROM

The TMS370C732 EPROM has 256 bytes of on-chip electrically erasable programmable ROM (EEPROM), addressed as 256 consecutive bytes mapped from locations 1F00h to 1FFFh. The data EEPROM provides nonvolatile programmable storage for items such as calibration constants and configuration information for personalization of a generic program algorithm used in specific end applications. The data EEPROM supports bit, byte, and block write/erase modes. Instructions may be executed from data EEPROM, providing additional program space and the ability to patch program algorithms by placing a branch table for volatile routines in data EEPROM.

The data EEPROM uses the 5-V V_{CC} supply voltage and provides the programming voltage via an internal dedicated generator, eliminating the need for an external high-voltage programming source. The dedicated voltage generator optimizes the programming voltage characteristics, increasing the reliability as well as extending the write/erase endurance of the array.

Programming control and status monitoring are performed through the data EEPROM control register (DEECTL) in the peripheral file. An EEPROM write/erase operation is performed in the following sequence:

- 1. Perform normal memory write to the target EEPROM location.
- 2. Write to DEECTL control register to select WRITE1/WRITE0 and set the EXE bit to 1.
- 3. Wait for program time to elapse (tw(PGM)B or tw(PGM)AR).
- 4. Write to DEECTL control register to set EXE bit to 0.

The WRITE1/WRITE0 control bit selects whether the zeros or the ones in the data byte are to be programmed into the selected EEPROM location. For example, a WRITE1 operation will program ones into all bit positions within the EEPROM byte that have ones in the data byte, while bits that are zero in the data byte will not affect the EEPROM contents. The WRITE1 operation effectively performs a logical OR of the information previously stored on the EEPROM byte with the data byte. The WRITE0 operation effectively performs a logical AND of the data byte. The EEPROM programming algorithm may use this bit-programming capability to optimize the life of the EEPROM.

When a data value cannot be achieved by writing only zeros or only ones into the EEPROM byte, a WRITE1 followed by a WRITE0 will program any data value into the EEPROM byte, regardless of the previous data stored at that location.

All unprotected bytes within the data EEPROM array may be programmed during a single EEPROM programming cycle by setting the ARRAY PROG bit of DEECTL to 1 at the start of the programming cycle.

Data EEPROM read accesses are performed as normal memory read operations in two system clock cycles. A memory read cycle to any EEPROM location while EXE = 1 returns the value currently being written to the EEPROM. Following an EEPROM write operation, the EEPROM voltages must stabilize prior to performing an EEPROM read operation. The BUSY flag indicates the status of the EEPROM voltage. When set, the EEPROM is not ready for a read operation. The BUSY flag is reset to 0 by the EEPROM control logic when 128 system clock cycles have elapsed following the EXE bit being set to 0. If an EEPROM read operation is performed while BUSY = 1, automatic WAIT states will be generated until BUSY = 0, and then the read operation will be performed.

Bytes within the data EEPROM may be protected from inadvertent overwriting of critical information. As shown in Figure 2, the 8-bit write protect register (WPR), located at 1F00h within the data EEPROM, provides write protection for the 256-byte data EEPROM, segmenting the array into eight blocks of 32 bytes each. Each of these 32-byte blocks may be individually write- and erase-protected by setting the corresponding bit to 1 in the WPR Since the WPR resides in the array in BLK0, the WPR may also be write-protected, thereby increasing the system reliability by preventing bytes from being reprogrammed. Bytes left unprotected may be written to by the normal EEPROM programming sequence. The write protection override (WPO) mode overrides the write protection of all blocks in the data EEPROM, and enables data to be written to any location in the data EEPROM, regardless of the WPR contents. Enter the WPO mode by placing 12 V on the MC pin. The WPO mode is typically used in



a service environment to update the protected EEPROM contents. The 12 V input level on the MC pin to enter the WPO mode is not normally present in an application except in a service environment; therefore, the data integrity of the program is ensured during normal operation.

To guarantee that the contents of nonprotected EEPROM locations are not corrupted, the CPU (device) must be in reset when the supply voltage is not within the recommended operating conditions.




FIGURE 2. WRITE PROTECTION BITS



program EPROM

The program EPROM of the TMS370C732 is an 8K ultraviolet-light-erasable, electrically programmable read-only memory, addressed as consecutive bytes mapped form location 6000h to 7FFFh. It provides application performance identical to the TMS370Cx32 mask ROM devices. Program instructions are read from the program EPROM in two system clock cycles, providing the prototype capability of the mask program ROM.

An external supply (Vpp) is needed at the MC pin to provide the necessary voltage Vpp for programming. Programming is controlled through register EPCTL in the peripheral file.

Before programming, the TMS370C732 EPROM must be erased by exposing the device through the transparent window to high-intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter. A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, the entire array is in logic 1 state. A programmed 0 can be erased only by exposure to ultraviolet light. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS370C732, the window should be covered with an opaque label. All devices are erased to logical 1 upon delivery from the factory.

CAUTION

Exposing the EPROM module to ultraviolet light may also cause erasure in any EEPROM module. Any data stored in the EEPROM must be reprogrammed after exposure to UV light.

Programming 0 to the EPROM is controlled by the EPCTL register via the EXE bit and the V_{PPS} bit. The EXE bit initiates EPROM programming when set and disables programming when cleared. The V_{PPS} bit connects the programming voltage V_{PP} at the MC pin to the EPROM module. V_{PPS} (EPCTL.6) and EXE (EPCTL.0) should be set separately, and the V_{PPS} bit should be set at least two microseconds before the EXE bit is set. After programming, the application programming should wait for four microseconds before any read attempt is made. The programming operation (see Figure 3) is performed in the following suggested sequence:

- 1. Supply the programming voltage to the MC pin.
- 2. Write to EPCTL register to set the VPPS bit to 1.
- 3. Perform normal memory write register to the target EPROM location.
- 4. Write to EPCTL register to set the EXE bit register to 1. (Wait at least two microseconds after step 2.)
- 5. Wait for program time register to elapse (one millisecond).
- Write to EPCTL register to clear the EXE bit (leave V_{PPS} set to 1).
- Read the byte being programmed; if correct data is not read, repeat steps 4 through 6 X times up to a maximum of 25.
- 8. Write to EPCTL register to set the EXE bit to 1 for Final programming.
- 9. Wait for program time to elapse (3X milliseconds duration).
- 10. Write to EPCTL register to clear the EXE and VPPS bits.






FIGURE 3. EPROM PROGRAMMING OPERATION

An external power supply at Vpp, Ipp (30 mA), is required for programming operation. Programming voltage Vpp is supplied via the MC pin. This also automatically puts the microcontroller in the write protection override (WPO) mode. Programming voltage may be applied via the MC pin anytime after reset and remain at Vpp after programming (after the EXE bit is cleared). Applying programming voltage while RESET is active will put the microcontroller in a reserved mode, where programming operation is inhibited.

write protect of program EPROM

To override the EPROM write protection, the V_{PP} voltage must be applied to the MC pin and the V_{PPS} bit (EPCTL.6) must be set. This dual requirement ensures that the program EPROM will not accidentally be overwritten during data EEPROM operations when V_{PP} is applied to the MC pin. Data EEPROM may be programmed when the V_{PPS} bit is set.



central processing unit

The central processing unit (CPU) of the TMS370 series is an enhanced version of the TMS7000 Family CPU. The enhancements include additional user instructions such as integer divide and conditional jump instructions based on the overflow status bit, and addressing modes such as stack-pointer-relative addressing for subroutine parameter passing. The efficient register-to-register architecture of the TMS7000 family has been carried over to the TMS370 series to avoid the conventional accumulator bottleneck. The complete TMS370 series instruction set is summarized in the TMS370 Instruction Overview.

In addition to the interpretation and execution of the user program, the CPU performs the functions of bus protocol generation and interrupt priority arbitration. While the CPU is implemented independent of the memory, input/output, and peripheral modules, it performs the central system control function through communications with these on-chip modules and external memory and peripherals.

The TMS370 series CPU registers accessible to the programmer are shown in Figure 4. The register file consists of 256 general-purpose registers, R0 through R255, implemented in on-chip RAM, and is used by the CPU for general-purpose 16-bit source and destination operands, index registers, and indirect addressing. The first two registers, R0 and R1, are also called registers A and B and are used by the CPU as general-purpose registers or for implied operands. The program counter (PC) contains the address of the next instruction to be executed. The stack pointer (SP) contains the address of the last or top entry on the stack, which is located in the on-chip register file. The status register (ST) contains four bits that reflect the outcome of the instruction just executed, and two bits that control the masking of the interrupt priority chains.





FIGURE 4. PROGRAMMER'S MODEL



system resets

The TMS370C732 has three possible reset sources: a low input to the RESET pin, a PACT watchdog timer timeout, or a programmable oscillator fault failure. The RESET pin, an input/output pin, initiates TMS370C732 hardware initialization and ensures an orderly software startup. A low level input of at least one clock cycle initiates the reset sequence. The microcontroller is held in reset until the RESET pin goes inactive (high). If the RESET input signal is low for less than eight system clock cycles, the TMS370C732 will hold the external RESET pin low for eight system clock cycles to reset external system components. The RESET pin must be activated by the application at powerup, which can be accomplished by an external input or an RC powerup reset circuit. Recall that the only operating mode, microcomputer, is determined by a low voltage level applied to the MC pin during reset.



NOTE: Low voltage detect circuit to protect against EEPROM corruption is shown in the TMS370 Family Data Manual.

FIGURE 5. TYPICAL RESET CIRCUIT

The watchdog timer provides system integrity by detecting a program that has become lost or is not executing as expected. A system reset is generated if the watchdog timer is not properly re-initialized by a specific software sequence, if the re-initialization does not occur before the watchdog timer times out. The watchdog timer times initiates the TMS370C732 reset sequence and drives the external RESET pin low for eight system clock cycles to reset external system components. Watchdog control bits can be initialized only following a powerup reset. The timer section discusses additional information on the watchdog timer and its configurations.

The oscillator fault circuit provides the means to monitor failures of the oscillator input signal (XTAL2/CLKIN). This function may be disabled under software control by clearing the OSC FLT RST ENA bit of SCCR2. If the oscillator input signal frequency remains above the 90% point of the minimum operating frequency (CLKIN), the oscillator input is guaranteed not to be activated. However, if the oscillator input is lost or its frequency falls below 20 kHz and the oscillator fault reset is enabled, the TMS370C732 is reset and the external RESET pin is driven low.

When an oscillator input failure occurs, the internal clocks are stopped and RESET is held active until the oscillator input frequency is greater than 100 kHz typical (500 kHz maximum). During a HALT mode, the oscillator fault circuitry will be disabled.



11

After the occurrence of a reset, the program can interrogate the status bits (shown in Table 1) to determine the source, of the reset in order to take appropriate action. If none of the sources indicated in Table 1 caused the reset, then the RESET pin was pulled low by external hardware or the PACT module's watchdog.

TABLE 1. RESET SOURCES

REGISTER	ADDRESS	PF	BIT #	CONTROL BIT	SOURCE OF RESET
SCCR0	1010h	P010	7	COLD START	Cold start reset.
SCCR0	1010h	P010	4	OSC FLT FLAG	Oscillator out of range

The RESET pin can be pulled low at any time during operation to start the reset sequence immediately. The sequence of events during reset is as follows:

- 1. Initialize CPU registers: ST = 00h, SP = 01h.
- 2. Initialize registers A and B to 00h (no other RAM is changed).
- 3. Read the contents of 7FFFh and store in the PC low byte (PCL).
- 4. Read the contents of 7FFEh and store in the PC high byte (PCH).
- 5. Start user program execution with an opcode fetch from the address pointed to by the PC.

The reset takes 21 cycles from the time RESET is released to the first opcode fetch in the microcomputer mode.

When the Watchdog overflow or the Oscillator Fault detection circuit generates a reset, the RESET pin is pulled low in order to reset other external components in the system.

During a reset, RAM contents (except for Register A and Register B) are unchanged and the majority of the peripheral file bits are set to 0 with the exception of the bits shown in Table 2.

TABLE 2. CONTROL-BIT STATES FOLLOWING RESET

REGISTER	CONTROL BIT	COLD RESET MICROCOMPUTER	WARM RESET MICROCOMUTER	
SCCR0	COLD START OSC FLT FLAG	1 0	See Note 1. See Note 1.	
SCCR2	OSC FLT RST ENA	1	1	
ADSTAT	AD READY	1	1	
PACT	PACT TXRDY	1	1	

NOTE: State determined by cause of reset. See bit descriptions in the TMS370 Family Data Manual.



interrupts

The TMS370 family software-programmable interrupt structure supports flexible on-chip and external interrupt configurations to meet realtime interrupt-driven application requirements. The hardware interrupt structure incorporates two priority levels as shown in Figure 6. Interrupt level 1 has a higher priority than interrupt level 2. The two priority levels can be independently masked by the global interrupt mask bits (IE1 and IE2) of the status register.




FIGURE 6. INTERRUPT CONTROL

Each system interrupt is independently configured on either the high or low priority chain by the application program during system initialization. Within each interrupt chain, the interrupt priority is fixed by the position of the inodule on the system interrupt chain. Arbitration between the two priority levels is performed within the CPU. Arbitration within each of the priority chains is performed within the peripheral modules to support interrupt expansion to future modules. Pending interrupts are serviced upon completion of current instruction execution, depending on their interrupt mask and priority conditions.

The TMS370C732 has 23 hardware system interrupts as shown in the Table 3. Each system interrupt has a dedicated interrupt vector located in program memory through which control is passed to the Interrupt service routines. All of the interrupt sources are individually maskable by local interrupt enable control bits in the associated peripheral file. Each interrupt source flag bit is individually readable for software polling or to determine which interrupt source generated the associated system interrupt.

Nineteen of the system interrupts are generated by on-chip peripheral functions, and three external interrupts are supported. Software configuration of the external interrupts is performed through the INT1, INT2, and INT3 control registers in peripheral file frame 1. Each external interrupt is individually software configurable for input polarity (rising or falling) for ease of system interface. External interrupt INT1 is software configurable as either a maskable or nonmaskable interrupt. When INT1 is configured as nonmaskable, it cannot be masked by the individual or global mask bits. Recall that the INT1 NMI bit is protected during nonprivileged operation and therefore should be configured during the initialization sequence following reset. To maximize pin flexibility, external interrupts INT2 and INT3 can be software configured as general-purpose input/output pins if the interrupt function is not required (INT1 can be similarly configured as an input pin).



TABLE 3. INTERRUPT VECTOR SOURCES

MODULE	VECTOR ADDRESS	mterrupt Source	interrupt plag bit	System Interaupt	MODULE MODULE	PRIORITY IN GROUP!
PACT	7F9Ch. 7F9Oh	PACT SCI TXINT	PACT TXRDY	PTXINT		2
(Group 2)	760en, 760fn	PACT SCI RXINT	PACT RXRDY	PRXINT		1
PACT	7FAOn, 7FA1n	PACT Cmd/Del Entry 0	CMD/DEF INT 0 FLAG	COINTO		Ť
(Group 3)	7FAZN. 7FA3N	PACT Cmd/Del Entry 1	CMD/DEF INT 1 FLAG	CONTI]	8
	7FAGN, 7FAGN	PACT Cmd/Del Entry 2	CMD/DEF INT 2 FLAG	CDINTS	Ī	3
	7FASh, 7FA7h	PACT Cred/Del Entry 3	CMD/DEF INT 3 FLAG	CDWT3	7	4
	7FASh. 7FASh	PACT Cmd/Del Entry 4	CMD/DEF INT 4 FLAG	CDINT4		S
	7FAAh, 7FA8h	PACT Cred/Del Entry S	CMD/DEF INT S FLAG	CDINTS		G
	7FACh, 7FAOh	PACT Cmd/Del Entry 6	CMD/DEF INT 6 FLAG	COINTS		7
	Traen. Trafh	PACT Cmd/Dol Entry 7	CMD/DEF INT 7 FLAG	CDINTY		8
PACT	7680n. 7681h	PACT Circular Buller (Mall/Full)	BUFFER HALF/FULL INT FLAG	SUFINT		1
(Group 1)	7F82n. 7F83h	PACT CPS Edge	CPS INT FLAG	CPSINT		2
	7FB4h, 7FB5h	PACT CPS Edge	CPS INT FLAG	CPSINT	1	3
	7F96h, 7F87h	PACT CP4 Edge	CP4 INT FLAG	CP4INT	5	4
	7588h, 7589h	PACT CP3 Edge	CP3 INT FLAG	CP3INT		5
	7FBAh. 7FBBh	PACT CP2 Edge	CP2 INT FLAG	CPSINT		6
	7FBCh, 7FBDh	PACT CP1 Edge	CP1 INT FLAG	CPINT		7 .
	7FBEN, 7FBFh	PACT Detault Timer Overflow	DEFTIM OVRFL INT FLAG	POVRFL INT		8
ARD	PFECH, PFEDH	A/O Conversion Complete	AD INT FLAG	ADINT	8	1
C TWI	7FF8h, 7FF8h	External INT3	INT3 FLAG	ET/FI	4	1
MT 2	7FFAh, 7FFBh	External INT2	INTE FLAG	BALS.	3	1
IMT 1	7FFCh. 7FFOh	External INT1	INTI FLAG	INT1	2	1
RESET	7FFEN. 7FFFN	Enternal RESET	COLD START	RESET	1	1
		Watchdag Overflow		1		
		Oscillator Fault Detect	OSC FLT FLAG	1		

^{1 1} is the highest priority.

privileged operation

The TMS370C732 is designed with significant flexibility to enable the designer to software-configure the system and with peripherals to meet the requirements of a broad variety of applications. The non-privileged mode of operation ensures the integrity of the system configuration once defined for an end application. Following a hardware reset, the TMS370C732 operates in the privileged mode, where all peripheral file registers have unrestricted read/write access and the application program will configure the system during the initialization sequence following reset. As the last step of system initialization, the PRIVILEGED DISABLE bit of SCCR2 will be set to 1, entering the non-privileged mode and disabling write operations to specific configuration control bits within the peripheral file. The following system configuration bits are write-protected during the non-privileged mode and must be configured by software prior to exiting the privileged mode.



NOTE The In-Circuit Emulator with PACT (PACT XDS/22) has the PACT module as the lowest priority interrupt, while the device family (TMS370Cx32) has the A/D interrupt at lowest priority.

TABLE 4. PRIVILEGED-MODE CONFIGURATION BITS

REGISTER	BIT
SCCR0	OSC POWER
SCCR1	MEMORY DISABLE AUTOWAIT DISABLE
SCCR2	PRIVILEGE DISABLE POWERDOWN/IDLE HALT/STANDBY INT NMI OSC FLT RST ENA
ADPRI	AD PRIORITY
PACTPRI	PACT GROUP 1 PRIORITY PACT GROUP 2 PRIORITY PACT GROUP 3 PRIORITY PACT STEST PACT MODE SELECT PACT WD PRESCALE SELECT 1 PACT WD PRESCALE SELECT 2
PACTSCR	FAST MODE SELECT PACT PRESCALE SELECT 3 PACT PRESCALE SELECT 2 PACT PRESCALE SELECT 1 PACT PRESCALE SELECT 0

The only way to change these bits after leaving the privileged mode is to reset the processor and then program the control registers. The write protect override (WPO) used for the EEPROM has no effect on the privileged bits.

oscillator fault

The processor contains a system of circuits to monitor the oscillator operation and to detect and contain major oscillator problems. This enhances processor and system reliability and aids in system recovery caused by a temporary fault. Programmable bits allow the user the option of incorporating or deleting some features of these circuits to match the application.

The circuit stops the processor whenever it detects an out of range oscillator operation. The Oscillator Fault Detection circuitry consists of:

- 1. Amplitude detector: Detects if the oscillator signal has a proper voltage level.
- Frequency detector: Senses when the oscillator frequency goes too low. The oscillator fault detection circuit will always trigger below 20 kHz and never above 500 kHz.

The oscillator circuitry is designed to delay operation of the device until a stable clock signal is received. This protects the part against slow crystal startup times coming out of a halt mode or after an oscillator fault when the input clock may not be operating at the correct voltage range. The circuitry holds device operation until the input clock signal is within the required voltage range.

The Oscillator Fault Reset Enable bit (OSC FLT RST ENA) allows the user to determine what action the processor will take when the oscillator goes out of range. When active, the processor pulls the RESET pin low for at least eight cycles, causing external devices to reset along with the processor. When inactive, the processor enters a pseudo-halt state and waits for a reset.

The OSC FLT RST ENA bit defaults to the active state after a reset. This allows the processor to generate reset pulses until the oscillator operates within the correct range.

After reset, the program can check the Oscillator Fault flag (OSC FLT FLAG) along with the Cold Start flag to help determine the source of the reset. A reset does not clear these flags.



low-power operating modes

The STANDBY and HALT low-power modes significantly reduce power consumption by reducing or stopping the activity of the various on-chip peripherals when processing is not required. Each of the low-power modes is entered by executing the IDLE instruction when the POWERDOWN/IDLE bit in SCCR2 has been set to 1. The HALT/STANDBY bit in SCCR2 controls which low-power mode is entered.

In the STANDBY mode (HALT/STANDBY=0), all CPU activity and most peripheral module activity is stopped; however, the oscillator, internal clocks, the PACT counter, and the first PACT command entry remain active in all the modules. System processing is suspended until a qualified interrupt (hardware RESET, external interrupt, or PACT interrupt) is detected.

The HALT MODE stops all internal clocks, which stops processing and provides the lowest power consumption.

The following information is preserved throughout both the STANDBY and HALT modes: RAM (register file), CPU registers (stack pointer, program counter, and status register), I/O pin direction and output data, and status registers of all on-chip peripheral functions. Since all CPU instruction processing is stopped during the STANDBY and HALT modes, the clocking of the watchdog timer is inhibited.

peripheral file frame 1

Peripheral File Frame 1 contains system configuration and control functions and registers for controlling EEPROM programming. The privileged bits are shaded in the Peripheral File Frames.

PERIPHERAL FILE FRAME 1: SYSTEM CONFIGURATION AND CONTROL REGISTERS

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
1010h	P010	COLD START	OSC POWER	PF AUTO WAIT	OSC FLT FLAG	MC PIN WPO	MC PIN DATA	_	UP/µC MODE	SCCR0
1011h	P011	_	_	-	AUTOWAIT DISABLE	-	MEMORY DISABLE	-	-	SCCR1
1012h	P012	HALT/ STANDBY	PWRDWN/ IDLE	OSC FLT RST ENA	BUS STEST	CPU STEST	OSC FLT DISABLE	INT1 NMI	PRIVILEGE DISABLE	SCCR2
1013h	P013									
to	to				RESE	RVED				
1016h	P016			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Y****					
1017h	P017	INT1 FLAG	INT1 PIN DATA	_	_		INT1 POLARITY	INT1 PRIORITY	INT1 ENABLE	INT1
101 8 h	P018	INT2 FLAG	INT2 PIN DATA	-	INT2 DATA DIR	INT2 DATA OUT	INT2 POLARITY	INT2 PRIORITY	INT2 ENABLE	INT2
1019h	P019	INT3 FLAG	INT3 PIN DATA	-	INT3 DATA DIR	INT3 DATA OUT	INT3 POLARITY	INT3 PRIORITY	INT3 ENABLE	ET/NI
101Ah	P01A	BUSY	_		_	_	AP	W1W0	EXE	DEECTL
101Bh	P01B				RESE	RVED	·			
101Ch										EPCTL (TMS370C732)
101Dh 10	P01D to	RESERVED								
101Fh	P01F									J



Peripheral File Frame 2 contains the digital I/O pin configuration and control registers. The following figure details the specific addresses, registers, and control bits within this Peripheral File Frame.

PERIPHERAL FILE FRAME 2: DIGITAL PORT CONTROL REGISTERS

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	917 0				
102011	P020		RESERVED										
1021h	P021			PORT	A CONTROL F	REGISTER 2 (must be 0)						
1022h	P022				PORT	A DATA							
1023h	P023				PORT A	DIRECTION							
1024h 10 1028h	P024 10 P02B				RES	EHVED							
102C1	P02C	0	0	0	0	×	0	0	0				
102Dh	P02D	0	0 0 0 0 x 0 0										
102Eh	PO2E	×	x x x ₁ x x x x ₁ x ₂ x ₃										
102Fh	P02F	x :	X :	01	X;	X	03	01	0;				

Output may cause PACT capture

PORT CONFIGURATION REGISTERS SET-UP

	a = PORTX CONTROL REGISTER 1 b = PORT X CONTROL REGISTER 2 c = DATA d = DIRECTION									
PORT	PORT PIN abcd abcd abcd of two									
A	0-7	Data in	Out q	Do not use						
D.	D 4,6,7 Data in Out q Do not use									
D	D 3 Data in Out q CLKOUT									

NOTES 1 Each bit controls the corresponding pin; for example, bit 6 controls Port pin 6, Each pin is individually configurable.

¹ This port pin not available read data is indeterminate

² Only register combination 00xx is defined for TMS370C732, except for pin D3, which can be configured as CLKOUT.

PACT MODULE

features

Input capture functions on six input pins, including four pins (CP3 to CP6) with a programmable prescaler.

Timer-driven outputs on eight pins.

Configurable timer overflow rates for different functions.

One 8-bit event counter driven by CP6.

Up to 20-bit timer capability.

Interaction between event counter and timer activity.

Register-based organization, allowing single-cycle accesses to parameters.

18 independent interrupt vectors with two priority levels.

Integrated, configurable Watchdog with selectable time-out period.

Mini Serial Communications Interface with independent setup of baud rate for receive and transmit lines.

overview

A simplified functional block diagram of the PACT module is shown in Figure 7. Each of these blocks will be discussed in the following pages.




FIGURE 7. PACT BLOCK DIAGRAM

time base

The time base section of PACT is very similar to that used in traditional timers. The microcontroller system clock is routed to a prescaler that feeds a hardware counter. As seen in Figure 8, the prescale section consists of a 4-bit prescaler and an optional divide-by-8 circuit. The hardware counter is 20 bits wide.




FIGURE 8. TIME BASE BLOCK DIAGRAM



inputs

Figure 9 shows a block diagram of the input capture section of PACT. PACT has six input capture pins. How these pins are used depends on the PACT operating mode. In mode A, two pins cause captures to dedicated capture registers and the other four cause captures to a circular buffer. In mode B, four pins cause captures to dedicated capture registers and the other two cause captures to the circular buffer. All input pin captures are 32 bits long and consist of the 20-bit hardware timer, the 8-bit event counter, and 4 extra bits used to identify the pin that caused the capture in the circular buffer. Captures can be set to occur on the falling, rising, or both edges of the input signal. Input pin CP6 also runs the 8-bit event counter.

Capture pins CP3 through CP6 may be prescaled with a divide value from 1 to 8. Each of these four pins has its own edge counter, but the maximum count value (1– 8) before an actual capture occurs must be the same for all four pins.




FIGURE 9. INPUT CAPTURE BLOCK DIAGRAM

19

memory organization

One of the major differences between the PACT module and standard timers is the location of the capture registers. The capture registers are actually locations in a dual-port RAM. These locations can be read or written by the CPU. They are automatically witten to by PACT when the appropriate feature is enabled. The dual-ported RAM is 128 bytes long as shown in Figure 10.




FIGURE 10, DUAL-PORTED RAM ORGANIZATION

The architecture of PACT does not care where the dual-port RAM is located in the memory map, but by convention it is located in the register file from 0080h to 00FFh. This allows maximum access speed to these registers by the CPU when using the register address mode. The locations 0FCh – 0FFh of this dual-port memory contain an image of the 20-bit default time, and an image of the 8-bit event counter. Since they are images, or more precisely, copies of the actual hardware registers, they can be over written by the application software. However, they will be rewritten every time the PACT module receives another prescaled clock. The 32-bit capture registers are directly before the timer and event counter images. The circular buffer is directly before the capture registers. The length of the circular buffer is defined by the user. Five bits in the peripheral file define the start of the Command/Definition area which in effect also defines the size of the circular buffer.

Since it takes several system clock periods for the CPU to read a 20-bit timer capture value, it is possible for an additional capture to occur while reading the original capture. The user's program can detect this situation by clearing the capture flag in the peripheral file before reading the capture value and then verifying that the flag has not been set again after the read is complete. If the flag was set again, the value read may be invalid and should be reread.



The memory map in Figure 11 is a typical implementation of PACT. Note that there are three areas of memory that are used by the PACT module. The 128 bytes of dual-port RAM contain the capture registers, the circular buffer and a command/definition area. The peripheral frame contains the hardware registers used for initial setup. The interrupt vectors must be setup by the programmer.




FIGURE 11. RAM ORGANIZATION

control and outputs

The control and output section of PACT is the most powerful part of this timer. The controller acts like a state machine. The controller is started when it receives a rising edge from the PACT prescaled clock. The controller reads its commands (or state microcode) from the command definition part of the dual-port RAM. The 8-bit event counter and the 16 least significant bits of the 20-bit default counter are also input into the controller for use in comparisons. The outputs from the controller are used to set or clear the 8 output pins. The prescaled clock from the PACT time base is only used to start the controller. The controller steps through its commands as fast as it can, using the system clock phases for synchronization. The controller must step through all of the commands in the command/definition area before the next rising edge of the prescaled clock. The next prescaled clock increments the 20-bit default counter and starts the whole process over.




FIGURE 12. OUTPUT CONTROL SECTION



standard compare command

All commands or definitions in the command/definition area are 32 bits long. The simplest command is the standard compare command. The purpose of the standard compare command is to set or clear an output pin whenever the timer/counter is equal to a certain value. As seen in Figure 13, the standard compare command is made up of a 16-bit compare value, 3 bits to select one of the 8 output pins, some bits to select what action to take, and a few bits to distinguish this command from the others.

The possible actions that this command can cause are:

- Set or clear the chosen output pin when the counter matches the compare value,
- Do the opposite action (clear or set) when the 16 least significant bits of the counter are equal to zero,
- Generate an interrupt when the compare value is reached.

A block diagram of the standard compare command is shown below. This diagram shows the information contained in the command. For more information or actual bit definitions refer to TMS370 Family Data Manual.




FIGURE 13. STANDARD COMPARE COMMAND

With a single standard compare command we can make a simple pulse width modulated output. Assume that we want a PWM output with an initial duty cycle of 75%. Using one standard compare command, set the timer compare value to 04000h (1/4 the overflow rate), set the actions to cause an output pin to go high when the count is equal to the compare value and then low again when the least significant16 bits of the counter are zero. The duty cycle can be varied by changing the 16-bit compare value. The signal can be inverted by selecting clear on compare equal, as opposed to set on compare equal.



virtual timers

The way to vary the period of the PWM is with the use of a virtual timer. Keep in mind that the command/definition area is implemented in RAM. Figure 14 shows the virtual timer definition and its implementation. The virtual timer definition consists of 16 bits that are read, incremented and rewritten on each tic of the PACT clock. Also within the virtual timer definition are 13 bits that define a maximum value. When the virtual timer reaches this maximum value it is reset to zero. A block diagram of the virtual timer definition is shown below. This diagram shows the information contained in the definition.

MAXIMUM VIRTUAL TIMER VALUE	1		VIRTUAL TIMER VALUE

The command/definition area of Figure 14 shows two standard compare commands, a virtual timer definition and a third standard compare command. Assume that we are using a 200-ns internal system clock and we are prescaling the PACT clock with divide by five so that each PACT clock tic is one microsecond. The first two standard compare commands are used to generate PWM signals of variable duty cycle with a period of 65,536 prescaled clock tics (65.536 ms). If we want the third PWM to have a period of one millisecond, then we set up the virtual timer with a maximum value of one thousand. When the controller sees the timer definition, it will increment the virtual timer and then use the virtual timer value for future comparisons. The third standard compare command will generate a PWM of variable duty cycle with a period of one millisecond.




FIGURE 14. VIRTUAL TIMER IMPLEMENTATION

Combinations of standard compare commands and virtual timers can be used to create complex repeating waveforms. Multiple standard compare commands can be used on a single output pin to create multiple pulses of different duration.

Virtual timers are also used to provide periodic interrupts to the processor.



double event compare command

Actions can also be taken based on comparisons to the 8-bit event counter. Since all commands are 32 bits wide, the double event compare command actually defines two event compare values and the actions that can be performed, based on each value. The allowed actions based on event compare 1 matching the event counter are:

- Set or reset the selected output pin (OP1-8)
- Interrupt
- Generate a 32-bit capture into the circular buffer

The allowed actions based on event compare 2 matching the event counter are:

- Set or reset the selected output pin (OP1-8)
- Interrupt
- Generate a 32-bit capture into the circular buffer
- · Reset the 20-bit default timer

Because of synchronization, these actions will occur two or three prescaled clock cycles after the input edge that incremented the event counter. A block diagram of the double event command is shown below. This diagram shows the information contained in the command.

			EVENT 2 COMPARE VALUE EVENT 1 COMPARE VALUE

So far we can manipulate output lines based on time values or based on the number of external events. There is an additional virtual timer definition that allows us to manipulate output lines based on a combination of the event counter and time.

offset timer definition-time from last event

The offset timer definition—time from last event creates a 16-bit virtual timer that is cleared on each occurrence of an event on pin CP6. This definition also sets an event counter maximum, so that the event counter is reset after reaching this maximum value. The offset timer definition may generate the following actions:

- Generate an interrupt when the maximum event count is reached,
- Store the 16-bit virtual timer in the circular buffer on each event,
- Store the 20-bit default timer and 8-bit event counter in the circular buffer when the maximum event count
 is reached.
- Reset the 20-bit hardware default timer when the maximum event count is reached.

A block diagram of the offset timer definition is shown below. This diagram shows the information contained in the command.

MAX EVENT VALUE		ACTIONS	VIRTUAL TIMER VALUE	



conditional compare command

There is also a special compare command that has a timer compare value and an event compare value. Both of these values must match for the defined action to take place. Usually, a series of these commands follows an offset timer definition—time from last event and provides output pulses on different pins, based on the event count and an elapsed time from the event. The actions that may be generated by the conditional compare command are:

- Generate an interrupt when both conditions are met:
 - 1. The event compare value equals the event counter.
 - 2 The timer compare value equals the last defined timer.
- Set or clear one of seven output pins (OP1- OP7) when the following two conditions are met:
 - 1. The event compare value equals the event counter.
 - 2 The timer compare value equals the last defined timer.

The same actions described above may be enabled on the event counter reaching the event compare value plus one without regard to the timer compare value. This allows for the case where the next event occurs before the delay period specified by the timer compare value was reached. A block diagram of the conditional compare command is shown below. This diagram shows the information contained in the command.

CUENT COM	ACC VALUE	ACTIONS	DIM CELEGY	THE COMPACE VALUE
EVENT COMP	ARE VALUE	ACTIONS	PIN SELECT	TIMER COMPARE VALUE

baud rate timer definition

The last item that can be put into the command/definition area of the PACT module is a baud rate virtual timer. This virtual timer runs the serial communications port built into the PACT module. Set up the maximum timer value for one-quarter bit period of the desired baud rate. Separate timers can be defined for transmit and receive. For more information on the PACT SCI see the TMS370 Family Data Manual.

	· · · · · · · · · · · · · · · · · · ·	
_		
1	ONE QUARTER BIT RATE VALUE	VIRTUAL TIMER VALUE
- 1	I ONE GUARIER BIT RATE VALUE	I VIRTUAL TIMER VALUE



watchdog

At power-up the Watchdog is always enabled with the lower time-out period (bit 9 of default timer).

A Watchdog originated reset is normally generated when a software-selected bit of the default timer toggles. There are three options that determine the Watchdog time-out period plus a disable watchdog code:

WD2	WD1	OPTIONS
0	0	Reset when Bit 9 of default timer toggles
0	1	Reset when Bit 15 of default timer toggles
1	0	Reset when Bit 19 of default timer toggles
1	1	Disable Watchdog

These bits are resident in peripheral frame 4 at address 104Fh. They are available to the programmer only in privileged mode immediately after powerup.

Once a period has been selected by the above means, the alternate key bytes, 55h and AAh (55h first) must be written to location 104Eh (peripheral frame 4) to avoid a Watchdog-originated reset being issued. The only exception to this occurs when the default counter is being cleared by the PACT module. In this case a Watchdog-originated reset will occur whenever the default timer is cleared, unless the correct keyword (55h/AAh) has been written since the previous clear.

The Watchdog is stopped in standby mode and halt mode.

serial communications Interface (SCI)

The SCI works as a simplified full duplex UART, transmitting 8-bit words with a fixed format of one start and one stop bit. If parity transmission is required, the parity bit must be calculated by the CPU and placed in the transmit buffer as part of the 8-bit word. Parity reception is facilitated by the parity result bit. This bit allows the processor to check for parity errors by comparing the bit (SCICTLP.5) against 0 or 1 for even or odd parity. Hence, there is no parity error bit to be checked by the processor.

There is no overrun detection. The PACT SCI has a shift register and a buffer register. This gives the program a full data byte reception time to read the previous byte before it is overwritten.

During reception the start bit is detected on the falling edge and then sampled again in the center of the bit to avoid false detection. All other bits are sampled once at their centers. If at least one stop bit is not detected when it is expected, the framing error flag (P045.3) is set. This bit will remain set until cleared by reset, SCI software reset, or by writing a zero to it.

The software selectable baud rates (RX and TX) may be different. Receive and transmit operations may be stopped or started by using the control bits within the baud rate definition command.

The data being received and transmitted is accessed in the same peripheral frame (4) as are the control bits. Received data is held at RXBUFP (1046h); transmitted data, at TXBUFP (1047h).



PACT block diagram

Figure 15 is a block of the PACT module. It shows the major functional blocks, inputs, and outputs. This module is controlled not only by the peripheral file but also by the defined areas/contents of the dual-port RAM. The dual-port RAM is located between 0080h and 00FFh (inclusive) on the memory map.




FIGURE 15. PACT BLOCK DIAGRAM



PERIPHERAL FILE FRAME 4: PACT CONTROL REGISTER

ADDR	PF	BIT 7	BITS	BITS	BIT 4	BIT 3	BIT 2	BIT 1	BITO	1
1040h	P040	DEFTIM OVRFL INT ENA	DEFTIM OVRFL INT FLAG	CMD/DEF AREA ENA	FAST MODE SELECT	PACT PRECALE SELECT.3	PAGT PRESCALE SELECT 2	PACT PRESCALE BELECT 1	PACT PRESCALE SELECT 0	PACTSCR
1041h	P041	CMD/DEF AREA INT ENA		CMD/DEF AREA START BIT 5	CMD/DEF AREA START BIT 4	CMD/DEF AREA START BIT 3	CMD/DEF AREA START BIT 2			CDSTART
1042h	P042		CMD/DEF AREA END . BIT 6	CMD/DEF AREA END BIT 5	CMD/DEF AREA END BIT 4	CMD/DEF AREA END BIT 3	CMD/DEF AREA END BIT 2			CDEND
1043h	P043			BUFFER POINTER BIT 5	BUFFER POINTER BIT 4	BUFFER POINTER BIT 3	BUFFER POINTER BIT 2	BUFFER POINTER BIT 1		BUFPTR
1044h	P044				RES	ERVED				
1045h	P045	PACT RXRDY	PACT TXRDY	PACT PARITY	PACT FE	PACT SCI RX INT ENA	PACT SCI TX INT ENA		PACT SCI SW RESET	SCICTLP
1046h	P046	PACT RXDT7	PACT RXDT6	PACT RXDT5	PACT RXDT4	PACT RXDT3	PACT RXDT2	PACT RXDT1	PACT RXDT0	RXBUFP
1047h	P047	PACT TXDT7	PACT TXDT6	PACT TXDT5	PACT TXDT4	PACT TXDT3	PACT TXDT2	PACT TXDT1	PACT TXDT0	TXBUFP
1048h	P048	PACT OP8 STATE	PACT OP7 STATE	PACT OP6 STATE	PACT OP5 STATE	PACT OP4 STATE	PACT OP3 STATE	PACT OP2 STATE	PACT OP1 STATE	OPSTATE
1049h	P049	CMD/DEF INT 7 FLAG	CMD/DEF INT 8 FLAG	CMD/DEF INT 5 FLAG	CMD/DEF INT 4 FLAG	CMD/DEF INT 3 FLAG	CMD/DEF INT 2 FLAG	CMD/DEF INT 1 FLAG	CMD/DEF INT 0 FLAG	CDFLAGS
104Ah	P04A	CP2 INT ENA	CP2 INT FLAG	CP2 CAPT RISING EDGE	CP2 CAPT FALLING EDGE	CP1 INT ENA	CP1 INT FLAG	CP1 CAPT RISING EDGE	CP1 CAPT FALLING EDGE	CPCTL1
104Bh	P04B	CP4 INT ENA	CP4 INT FLAG	CP4 CAPT RISING EDGE	CP4 CAPT FALLING EDGE	CP3 INT ENA	CP3 INT FLAG	CP3 CAPT RISING EDGE	CP3 CAPT FALLING EDGE	CPCTL2
104Ch	P04C	CP6 INT ENA	CP6 INT FLAG	CP6 CAPT RISING EDGE	CP6 CAPT FALLING EDGE	CP5 INT ENA	CP5 INT FLAG	CP5 CAPT RISING EDGE	CP5 CAPT FALLING EDGE	CPCTL3
104Dh	P04D	BUFFER HALF/ FULL INT ENA	BUFFER HALF/ FULL INT FLAG	INPUT CAPT PRESCALE SELECT 3	INPUT CAPT PRESCALE SELECT 2	INPUT CAPT PRESCALE SELECT 1	CP6 EVENT ONLY	EVENT COUNTER SW RESET	OP SET / CLR SELECT	CPPRE
104Eh	P04E					RESET KEY			y -4-1000 & december 19 40.	WDRST
104Fh	P04F	PACT STEST		PACT GROUP PRIORITY	PACT GROUP 2 PRIORITY	PACT GROUP 3 PRIORITY	PACT MODE SELECT	PACT WO PRESCALE SELECT 1	PAGT WD PRESCALE SELECT 0	PACTPRI



analog-to-digital converter

The 8-bit analog-to-digital (A/D) converter provides the designer with eight multiplexed analog input channels. The A/D converter has internal sample and hold circuitry and uses a successive approximation conversion technique. The accuracy of the A/D conversion process is increased by providing separate analog position supply and analog ground input pins (V_{CC3} and V_{SS3}). The V_{SS3} pin also provides the low reference voltage input for the conversion process.




FIGURE 16. A/D CONVERTER BLOCK DIAGRAM



The A/D converter high reference voltage input is software selectable as one of eight positive reference inputs, as shown in the following table. The A/D conversion process is ratiometric, using V_{SS3} and the software-selected high-reference voltage input as the limits for the selected analog input channel. An input voltage equal to or greater than the high reference input converts to FFh (full scale) with no overflow. An input voltage equal to or less than V_{SS3} converts to 00h. Ratiometric conversions allow analog inputs to be scaled against selected high reference inputs to achieve the greatest accuracy.

-	VD INPUT		ANALOG
SEL2	SEL1	SELO	INPUT CHANNEL
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

REFER	ENCE VO	LTAGE	HIGH REFERENCE
SEL2	SEL1	SELO	INPUT
0	0	0	V _{CC3}
0	0	1	AN1
0	1	0	AN2
0	1	0	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

To read an A/D channel:

- 1. Write to the ADCTL peripheral file control register to:
 - a. Select the high reference voltage input (ADCTL.5-3).
 - b. Select the analog input channel for conversion (ADCTL.2-0).
 - c. Set the SAMPLE START bit to 1 (ADCTL.6).
- 2. Wait for the sample time to elapse.
- 3. Set the CONVERT START bit (ADCTL.7) and leave SAMPLE START bit (ADCTL.6) set.
- 4. Wait for either the interrupt flag to be set or the A/D interrupt to occur.
- 5. Read the conversion value form ADDATA when AD INT FLAG is set to 1 or the A/D interrupt occurs.
- 6. Clear the interrupt flag (ADSTAT.1).

To provide the designer with the flexibility to optimize the A/D conversion process with both high- and low-impedance sources, the sample time is independently defined by the application program. At the completion of the sample time, the conversion is initiated by setting the CONVERT START and SAMPLE START bits to 1. Eighteen clock cycles after the CONVERT START bit is set to 1, the CONVERT START and SAMPLE START bits will both be set to 0 by the A/D converter, indicating the conversion has started and the analog input signal can be removed. The AD READY bit is set to 0 by the A/D converter to indicate a conversion is in progress. The conversion is complete 164 system clock cycles after it is initiated by setting the CONVERT START bit to 1, and the result is located in the ADDATA result register. Upon completion of the conversion, the AD INT FLAG bit is set, and if the AD INT ENA bit is set to 1, an interrupt will be asserted.

The A/D converter has eight bits of resolution with absolute accuracy of plus or minus one LSB, with (High Reference Voltage $-V_{SS3}$) = 5 V. This translates to an absolute accuracy of 20 mV.

To maximize I/O control capability, all analog input pins not used for an analog input or high reference voltage input may be individually configured as general-purpose digital input pins. The control and input data values are contained in the ADENA and ADIN peripheral file control registers.



PERIPHERAL FILE FRAME 7: A-TO-D CONTROL REGISTERS

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	1
ADDR	rr									
107 0 h	70	CONVERT START	SAMPLE START	REF VOLT SELECT 2	REF VOLT SELECT 1	REF VOLT SELECT 0	AD INPUT SELECT 2	AD INPUT SELECT 1	AD INPUT SELECT 0	ADCTL
1071h	71						AD READY	AD INT FLAG	AD INT ENA	ADSTAT
1072h	72		A-TO-D CONVERSION DATA REGISTER							
1073h	73									1
to	to	i			RESE	RVED				1
107Ch	7C	L								1
107Dh	7D		PORT E DATA INPUT REGISTER							
107Eh	7E	PORT E DATA ENABLE REGISTER								ADENA
107Fh	7F	AD STEST	AD PRIORITY	AD ESPEN						ADPRI

instruction set

The TMS370 family instruction set consists of 73 instructions that control input, output, data manipulations, data comparisons, and program flow. The instruction set is supported with 14 addressing modes to provide the flexibility to optimize programs to the user's applications. For example, the MOV instruction has 27 operand combinations supported by its addressing modes.

ADDRESSING MODE	E	KAMPLE	OPERATION
GENERAL Implied Register Peripheral Immediate PC Relative	LDSP MOV MOV ADD JMP	R5.R4 P025.A #123.R23 offset	(B) (SP) (0005) (0004) (1025) -> A 123 + (03) (PC) PCN + offset (PC)
Stack Pointer Relative	MOV	2(SP).(A)	(2.+ (SP)) - (A)
EXTENDED Absolute Direct Absolute Indexed Absolute Indirect Absolute Offset Indirect Relative Direct Relative Indexed Relative Indexed Relative Indirect Relative Offset Indirect	MOV MOV MOV JMPL JMPL JMPL JMPL	A1234 1234(B),A @R4,A 12(R4),A 1234 1234(B) @R4 12(R4)	(A) (1234) (1234) + (B)) (A) ((R3 R4)) (A) (12 + (R3 R4)) (A) PCN + 1234 (PC) PCN + 1234 + (B) (PC) PCN + (R3.R4) (PC) PCN + (R3.R4) (PC)

PCN = 16-bit address of next instruction.

(x) = Contents of memory at address x.

((x)) = Contents of memory location designated by contents at address x

The CPU controls instruction execution by executing microinstructions from a dedicated control memory at a rate of one microinstruction per internal system clock cycle, t_c . The number of system clock cycles required to execute one assembly language instruction varies depending on the instruction complexity, operand addressing mode, and number of wait states. Instruction execution times are stated in terms of the number of integral system clock cycles per instruction. Instruction execution times vary from 5 to 63 internal system clock cycles, with most instructions requiring less than 10 cycles to complete.

Similarly, the number of bytes of program memory required to store an instruction will vary with instruction complexity and addressing mode. TMS370 instructions require from one to five bytes of program memory space, with most instructions occupying one or two bytes.

SYMBOL	DEFINITION	SYMBOL	DEFINITION
s	Source Operand	d/D	Destination Operand (8-bit/16-bit)
Α	Register A or R0 in Register File	В	Register B or R1 in Register File
Rs	Source Register in Register File	Rd	Destination Register in Register File
Ps	Source Register in Peripheral File	Pd	Destination Register in Peripheral File
Rps	Source Register Pair (Rn, Rn-1)	Rpd:	Destination Register Pair (Rn, Rn-1)
Rp.	General Purpose Register Pair	labei	16-bit Label
юр8	8-bit Immediate Operand	iop16	16-bit immediate Operand
off8	8-bit Signed Offset (label - PCN)	off16	16-bit Signed Offset
PC	Program Counter	PCN	16-bit Address of Next Instruction
SP	Stack Pointer) ST	Status Register
*	Immediate Operand	@	Indirect Addressing Operand
С	Status Register Carry Bit	XADDR	16-bit Address
()	Contents of	→	Is Assigned To:



TABLE 5. TMS370 FAMILY INSTRUCTION OVERVIEW

MNE	MONIC	OPCODE	BYTES	CYCLES	STATUS C N Z V	OPERATION DESCRIPTION
ADC	B.A Rs.A Rs.B Rs.Rd Minp8.A Minp8.B Minp8.Rd	69 19 39 49 29 59	1 2 3 2 2 3	5 7 7 9 6 6	REGY	(s) + (d) + (C) \rightarrow (d) Add the source, destination, and corry bit together. Store at the destination address.
ADD	B.A Rs.A Rs.B Rs.Rd #iop8.A #iop8.B #iop8.Rd	68 18 38 48 28 58 78	1 2 2 3 2 2 3	8 7 7 9 6 6		(s) + (d) -> (d) Add the source and destination operands at the desti- nation address.
AND	A.Pd B.A B.Pd Rs.A Rs.B Rs.Rd #10p8.A #10p8.B #10p8.Rd #10p8.Pd	83 63 93 13 33 43 23 53 73 A3	2 1 2 2 2 3 2 2 3 3 3 3	9 8 9 7 7 9 6 6 8	0 4 # 0	(s) AND (d) → (d) AND the source and destination operands together and store at the destination address.
BR	label @Rp label(B) off6(Rp)	8C 9C AC F4 EC	3 2 3 4	9 8 11 16		XADDR (PC) Branch to the destination address.
BTJO See Note 3	A,Pd,off6 8,A,off6 B,Pd,off6 Rs,A,off6 Rs,B,off6 Rs,B,d,off6 #iop8,A,off6 #iop8,B,off6 #iop8,Pd,off8	86 68 96 16 36 46 26 56 76 A6	3 2 3 3 3 4 3 3 4	10 10 10 9 9 11 8 8 10	0 x x 0	if (s) AND (d) = 0, then PCN + offset \rightarrow (PC) if the AND of the source and destination operands = 0 (corresponding 1 bits) the PC will add the offset, and the jump will be taken.
BTJZ See Note 3	A.Pd.off8 B.A.off8 B.Pd.off8 Rs.A.off8 Rs.B.off8 Rs.Rd.off8 #iop8.A.off8 #iop8.B.off8 #iop8.Rd.off8	87 67 97 17 37 47 27 57 77	3 2 3 3 4 3 3 4 4	10 10 10 9 9 11 8 8	0××0	If (s) AND (not d) = 0 then (PCN) + offset \rightarrow (PC) If any 1 in the source corresponds to a 0 in the destination, the PC adds the offset and the jump is taken.
CALL	label @Rp label(B) off8(Rp)	8E 9E AE F4 EE	3 2 3 4	13 12 15 20		Push PC MSB, PC LSB, XADDR → (PC)

NOTE 3: Add two to the cycle count if a jump is taken.

Legend:

Status Bit always cleared. Status Bit always set. Status Bit cleared or set on results. Status Bit not affected.



TABLE 5. TMS370 FAMILY INSTRUCTION OVERVIEW (CONTINUED)

м	NEMONIC	OPCODE	BYTES	CYCLES	STATUS C N Z V	OPERATION DESCRIPTION
CALLR	iabel @Rp label(B) off8(Rp)	8F 9F AF F4 EF	3 2 3 4	15 14 17 22		Call Relative Push PC MSB, PC LSB, PCN + (XADDR) — (PC)
CLR	A B Rd	B5 C5 D5	1 1 2	8 8 6	0010	0 → (d) Clear the destination operand.
CLRC		В0	1	9	0 x x 0	0 → (C) Clears the carry bit. N and Z bits set on the result of A
CMP	label.A @Rp.A label(B).A off8(Rp).A off8(SP).A B.A Rs.B Rs.B Rs.Rd #iop8.A #iop8.B	8D 9D AD F4 ED F3 6D 1D 3D 4D 2D 5D 7D	3 2 3 4 2 1 2 2 3 2 2 3	11 10 13 18 8 8 7 7 9 6	XXXX	Compare: (d) – (s) computed. Set flags on the result of the source operand subtracted from the destination operand. Operands are not affected by operation.
CMPBIT	Rname Pname	75 A 5	3 3	8 10	0 x x 0	Complement Bit; invert the bit
COMPL	A B Rd	BB CB DB	1 1 2	8 8 6	xxx0	Two's complement; $00h - (s) \rightarrow (d)$
DAC	B.A Rs.A Rs.B Rs.Rd #iop8.A #iop8.B	6E 1E 3E 4E 2E 5E 7E	1 2 2 3 2 2 2 3	10 9 9 11 8 8	хххх	(s) + (d) + (C) \rightarrow (d) (BCD) The source, destination, and the carry bit are added, and the BCD sum is stored at the destination address.
DEC	A B Rd	B2 C2 D2	1 1 2	8 8 6	xxxx	(d) - 1 → (d) Decrement destination operand by 1.
DINT		F0 00	2	6	0000	0 → (ST)(global interrupt enable bits) 0 → IE1, 0 → IE2.
DIV	Rs,A	F4 F8	3	55— 63 14	0××0	A:B/Rs → A(= quotient),B(= remainder) Integer divide, 16 by 8 bit. Overflow detected.
DJNZ See Note 3	A.off8 B.off8 Rd.off8	BA CA DA	2 2 3	10 10 8		(d) = 1 → (d), If (d) = 0, then PCN + offset → (PC) Decrement and jump if not 0.
DSB	B.A Rs.A Rs.B Rs.Rd #iopB.A #iopB.B #iopB.Rd	6F 1F 3F 4F 2F 5F 7F	1 2 2 3 2 2 2 3	10 9 9 11 8 8	хххх	(d) – (s) – 1 + (C) \rightarrow (d) (BCD) The source operand is subtracted from the destination; this sum is then reduced by 1 and the carry bit is then added to it. The result is stored as a BCD number.

NOTE 3 Add two to the cycle count if a jump is taken

Legend

Status Bit always cleared 0

Status Bit always set

Status Bit cleared or set on results Status Bit not affected



TABLE 5. TMS370 FAMILY INSTRUCTION OVERVIEW (CONTINUED)

MNE	MONIC	OPCODE	BYTES	CYCLES t _e	STATUS C N Z V	OPERATION DESCRIPTION
EINT		F0 0C	2	6	0000	0Ch → (ST)(global interrupt enable bit) 1 → IE1, 1 → IE2.
EINTH		F0 04	2	6	0000	04h → (ST)(high priority global interrupt enable bit) 1 → IE1, 0 → IE2
EINTL		F0 08	2	6	0000	08h → (ST) (low priority global interrupt enable bit) 0 → IE1, 1 → IE2
IDLE		F6	1	6		(PC) → (PC) until interrupt (PC) + 1 → (PC) after return from interrupt. Stops μC execution until an interrupt. Entry to low power modes.
INC	A B Rd	B3 - C3 D3	1 1 2	8 8 6	xxxx	(d) + 1 → (d) Increase the destination operand by 1.
INCW	#off8,Rp	70	3	11	xxxx	(Rp) + offset → (Rp) Add 8-bit signed offset to register pair.
INV .	A B Rd	B4 C4 D4	1 1 2	8 8 6	0××0	NOT(d) → (d) 1's complement the destination operand.
JBITO (1)	Rd,off8 Pd,off8	77 A7	4	10 11	0 × × 0	Jump If Bit = 0
JBIT1 (1)	Rd,off8 Pd,off8	76 A6	4	10 11	0 x x 0	Jump If Bit ≈ 1
JMP	off8	00	2	7		PCN + off8 → (PC) Jump unconditionally using an 8-bit offset.
JMPL	label @Rp label (B) off8(Rp)	89 99 A9 F4 E9	3 2 3 4	9 8 11 16		PCN + D → (PC) Jump unconditionally using a 16-bit offset.
Jond See Note 3	JC JEQ JGE JHS JL JLE JLO JN JNC JNE JNZ JPZ JV JZ	03 02 0E 0D 0B 09 0A 0F 01 07 06 0C 06 04 05 08	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	555555555555555555555555555555555555555		Conditional jump on: Carry Jump Equal Greater Than, signed Greater Than or Equal, signed Higher or Same, unsigned Less Than, signed Less Than or Equal, signed Less Than or Equal, signed Lower Value, unsigned Negative, signed No Carry Jump Not Equal No Overflow, signed Not Zero Positive, signed Positive or Zero, signed Overflow, signed Zero
LDSP		FD	1	7		(B) → (SP) Load stack pointer with contents of register B.
LDST	#iop8	F0	2	6	xxxx	(s) → (ST) Load ST Register.

NOTE 3: Add two to the cycle count if a jump is taken

Legend.

Status Bit always cleared. Status Bit always set. Status Bit cleared or set on results.

Status Bit not affected.



TABLE 5. TMS370 FAMILY INSTRUCTION OVERVIEW (CONTINUED)

М	VEMONIC	OPCODE	BYTES	CYCLES	STATUS C N Z V	OPERATION DESCRIPTION
MOV	A.B	CO	1	9	0 x x 0	(s) → (d)
	A.Rd	D0	2	7		Replace the destination operand with the source
	A.Pd	21	2	8		operand.
	A label	88	3	10		operano.
	A @Rp	9B	2	9	!	
		AB	3	12	i	
	A.label(B)					
	A.off8(Rp)	F4 EB	4	17	1	
	A.off8(SP)	F2	2	7	l	
	Rs.A	12	2	7	l	
	Rs.B	32	2	7	į.	
	label.A	BA	3	10		
	@Rp.A	9A	2	. 9	1	· ·
	label(B),A	AA	3	12	1	
	off8(Rp),A	F4 EA	4	17	1	
		F1		7		
	off8(SP).A		2		1	
	B.A	62	1	8	1	
	B.Rd	D1	2	7	1	1
	B.Pd	51	2	8	i	
	Rs.Rd	42	3	9	1	
	Rs.Pd	71	3	10		
	Ps.A	80	2	8	1	
	Ps.B	91	2	8	1	
	Ps.Rd	A2	3	10	1	
		22	2	6	}	
	#1008.A				1	
	#юр8,В	52	2	6	1	
	#iop8.Rd	72	3	8	1	
	#iop8.Pd	F7	3	10		·
MOVW	Rps.Rpd	98	3	12	0xx0	(s) → (Rd-1:Rd)
	#iop16,Rpd	88	4	13	1	Copy the source register word to the
	#юр16(B), Rpd	A8	4	15	1	destination register pair.
	off8(Rs),Rpd	F4 E8	5	20		desimation register pair.
					↓	
MPY	B.A	6C	1	47	0 x x 0	$(s) \times (d) \rightarrow (A:B)$
	Rs.A	1C	2	46	1	Multiply the source and destination operands; store
	Rs.B	3C	2	46	1	the result in Registers A (MSB) and B (LSB).
	Rs.Rd	4C	3	48	1	
	#iop8,A	2C	2	45		
	#10p8,B	5C	2	45		ì
	#iop8,Rn	7C	3	47	1	
NOP		FF	 	7	 	No operation
	A Da	84	ļ	 	0	
OR	A.Pd		2	9	0 x x 0	(s) OR (d) → (d)
	B,A	64	1 1	8		Logically OR the source and destination operands,
	B.Pd	94	2	9	1	and store the results at the destination address.
	Rs.A	14	2	7	1	
	Rs.B	34	2	7	1	1
	Rs,Rd	44	3	9	I	1
	#iop8.A	24	2	6	ļ	·
	#iop8.B	54	2	6	1	
		74	3	8	1	1
	#iop8,Rd #iop8,Pd	A4	3	10	1	1
					+	
POP	A	B9	1	9	0 x x 0	((SP)) → (d)
	В	C9	1	9	1	(SP) -1 → (SP)
	Rd	D9	2	7	1	
	ST	FC	1	8	XXXX	i e

NOTE 3: Add two to the cycle count if a jump is taken.

Legend

Status Bit always cleared.

Status Bit always set.
Status Bit cleared or set on results.
Status Bit not affected.



TABLE 5. TMS370 FAMILY INSTRUCTION OVERVIEW (CONTINUED)

	MNEMONIC	OPCODE	BYTES	CYCLES	STATUS	OPERATION DESCRIPTION
PUSH	A B Fld ST	B8 C6 D6 FB	1 1 2 1	9 9 7 8	0 x x 0	(SP) + 1 → (SP) (s) → ((SP ₃) Copy the operand onto the stack Copy the status register onto the stack
AL	A B Rd	BE CE DE	1 1 2	8 8 6	×××0	Bit(n) → Bit(n + 1) Bit(7) → Bit(0) and Carry
ALC	A B Rd	BF CF DF	1 1 2	8 8 6	ху х О	Bit(n) Bit(n + 1) Carry Bit(0) Bit(7) Carry
RR	A B Rd	BC CC DC	1 1 2	8 8 6	0 x x x	Brt(n + 1) → Brt(n) Brt(0) → Brt(7) and Carry
RRC	A B Rd	BD CD DD	1 1 2	8 8 6	×××0	Bit(n + 1) → Bit(n) Carry → Bit(7) Bit(0) → Carry
RTI		FA	1	12	xxxx	Pop PCL, PCH, POP ST Return From Interrupt
RTS		F9	1	9		Pop PCL, PCH
SBB	B.A Rs.A Rs.B Rs.Rd #iop8.A #iop8.B #iop8.Rd	68 18 38 48 28 58	1 2 2 3 2 2 3	8 7 7 9 6 6	хххх	(d) - (s) - 1 + (C) → (d) Subtract with borrow Destination minus source minus 1 plus carry; stored at the destination address.
SBITO	Rd Pd	73 A3	3	8 10	0 x x 0	Set Bit to 0
SBIT1	Rd Pd	74 A4	3	8	0 x x 0	Set Bit to 1
SETC		F8	1	7	1010	Axh → (ST) Set the carry bit. IE1 and IE2 unchanged.
STSP		FE	1	8		(SP) → (B) Copy the SP into Register B.
SUB	B.A Rs.A Rs.B Rs.Rd #iop8,A #iop8,B	6A 1A 3A 4A 2A 5A 7A	1 2 2 3 2 2 2	8 7 7 9 6 6	xxxx	(d) – (s) → (d) Store the destination operand minus the source operand at the destination address.
SWAP	A B Rd	B7 C7 D7	1 1 2	11 11 9	0 × × 0	s(7-4,3-0) → d(3-0,7-4) Swap the operand's high and low nibbles.
TRAP	n	EF-E0	1	14		Vector n → (PC), n = 0 → 15 Trap to Subroutine; Push PCN. Trap 0 = EF.
TST	A B	80 C6	1 1	9	0 x x 0	Test; Set flags from register.

OTE 3: Add two to the cycle count if a jump is taken.

egend :

Status Bit always cleared.

Status Bit always set.
Status Bit always set.
Status Bit cleared or set on results.
Status Bit not affected.



TABLE 5. TMS370 FAMILY INSTRUCTION OVERVIEW (CONCLUDED)

	MNEMONIC	OPCODE	BYTES	CYCLES	STATUS C N Z V	OPERATION DESCRIPTION
XCHB	A B Rd	86 C6 D6	1 1 2	10 10 8	0 x x 0	(B) ←→ (Rn) Swap the contents of Register B with (Rn).
XOR	A,Pd B,A B,Pd Rs,A Rs,B Miop8,A Miop8,A Miop8,Rd Miop8,Rd	85 65 95 15 35 45 25 55 75	2 1 2 2 2 3 2 2 3 3 3	9 8 9 7 7 9 6 6 8	0 x x 0	(s) XOR (d) → (d) Logically exclusive-OR the source and destination operands, store at the destination address.

Legend : 0

Status Bit always cleared. Status Bit always set. Status Bit cleared or set on results. Status Bit not affected. x



development system support

The TMS370 family development support tools include an Assembler, a Linker, an In-Circuit emulator (XDS – eXtended Development Support), and an EEPROM/UVEPROM programmer that supports standard EPROM and all TMS370 devices. All of the tools work closely together using any MS TM DOS-based PC.

- Assembler/Linker (Part Number TMDS3740810-02 (DOS)/TMDS3740210-08 (VMS))
 - Extensive macro capability.
 - High-speed operation.
 - Format conversion utilities available for popular formats.
- PACT XDS/22 (eXtended Development Support) In-Circuit Emulator (Part Number TMDS3762211)
 - PC-based, window/function-key-oriented user interface for ease of use and a rapid learning environment
 - Sophisticated breakpoint and trace support for software debugging and software/hardware integration.
 Provides 2047 qualified trace samples, up to 32 breakpoints, sequential breakpoint triggering, and counters.
 - Symbolic debugging.
 - Provides a realtime testbed for software development before target circuitry is available.
 - Timing analysis to evaluate and enhance system performance. Provides identification of critical routines
 and instructions with two timers controlled by the full capabilities of the breakpoint qualification support.
 - Disassembly of code and trace history, including symbols.
 - Eight-line logic probe to expand the breakpoint and trace visibility.
 - Logic analyzer output interface to support circuit-level debugging.
- EEPROM/UVEPROM Programmer (Part Number TMDS3760510)
 - PC-based, window/function-key oriented user interface for ease of use and a rapid learning environment.
 - Supports all TMS370 series devices to provide rapid target prototyping capability.
 - Also programs TMS2732, TMS2764, TMS27128, and TMS27256 NMOS and CMOS EPROMs.
 - Plug-in personality boards and loadable parameters to support future packages and devices.



absolute maximum ratings ov	er operating free-air temperature range	(unless otherwise noted)

Supply voltage, V _{CC} (See Note 4)	0.3 to 7 V
Input voltage ranage, All pins except MC 0.3 to V _C	
MC • 0	
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	≥20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC)}	±20 mA
Continuous output current per buffer, I _O (V _O = 0 to V _{CC)}	±10 mA
Maximum source current, I _{CC}	
Maximum drain current, I _{SS}	-170 mA
Continuous power dissipation	800 mW
Storage temperature range – 65°C	to 150 °C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability NOTE 4: All voltage values are with respect to V_{SS}.

recommended operating conditions

			MIN	MOM	MAX	UNIT
Vcc.	Supply voltage (see Note 5)		4 5	5	5.5	V
V _{CC} ,	RAM data-retention supply voltage (see Note 6)	3		5 5	٧
V _{CC3}	Analog supply voltage (see Note 5)		4.5	5	5.5	٧
1/	Law law al apart voltage	All pins except MC	Vss		0.8	
VIL	Low-level input voltage	MC, normal operation	Vss		0.3	V
	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		Vcc	
		MC/Write Protect Override (WPO)	11.7		13	v
V _{IH}		XTAL2/CLKIN	0.8 V _{CC}		Vcc	V
		RESET	0.7 V _{CC}		Vcc	
		EEPROM write protect override (WPO)	11.7	12	13	
	Mode control voltage on MC pin (see Note 7)	control voltage on MC pin (see Note 7) Microcomputer	Vss		0.3	v
		EPROM programming voltage (V _{PP})	12	12.5	13	
7	Operating free-air temperature	A version	- 40		85	•c
TA	Operating neeron temperature	L version	0		70	•c

- NOTES: 5. Unless otherwise noted, all voltages are with respect to V_{SS}
 6. To guarantee RAM data-retention from 3.0 V to 4.5 V, RESET must be externally asserted and released only while V_{CC} is within the recommended operating range of 4.5 V to 5.5 V.
 - 7. The WPO mode may be selected anytime a sufficient voltage is present on the MC pin.



electrical characteristics over recommended operating free-air temperature range


PARAM	WETER		TEST CONDITIONS	3	MIN	NOM	MAX	UNIT	
VoL	Low-level output voltage)	I _{OL} = -1.0 mA				0.4	٧	
.,			I _{OH} = -50 μA		0.9 V _{CC}			٧	
VOH High-level output vol	High-level output voltag	ө	I _{OH} = -2 mA		2.4			٧	
	/		0 V ≤ V ₁ ≤ 0.3 V				10	μА	
		MC pin	0.3 V ≤ V _I ≤ 13 V				650	μА	
l)	Input current		12 V ≤ V _I ≤ 13 V				50	μА	
			I/O pins	$0 \text{ V} \leq \text{V}_{I} \leq \text{V}_{CC}$				±10	μА
loL	Low-level output current	1	V _{OL} = 0.9 V _{CC}		1.0			mA	
			V _{OH} = 0.9 V _{CC}		-50			μА	
ІОН	High-level output curren	ı.	V _{OH} = 2.4 V		-2			mA	
lcc	Supply current			20 MHz		35	45	mA	
	(operating mode)		Operating mode	12 MHz		25	35	mA	
	Osc Power bit = 0	Osc Power bit = 0 (notes 8 & 9) 2	2 MHz		10	14	mΑ		
lcc	Supply current			20 MHz		12	17	mA	
- 00	(standby mode)		Standby mode	12 MHz		8	13	mA	
	Osc Power bit = 0		(notes 8 & 9)	2 MHz		3	4	mA	
lcc	Supply current (halt mode)		Halt mode (note 8) CLKIN 0.2 V			15	40	μА	

† Input current lpp will be of maximum of 50 mA only when programming EPROM.

NOTES: 8. Single chip mode, ports configured as inputs, or outputs with no load. All inputs \leq 0.2 V or \geq V_{CC}- 0.2 V.

XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Currents
may be higher with a crystal oscillator. At 20 MHz this extra current = 0.01 mA × (total load capacitance + crystal capacitance
in pF).






[†] The crystal/ceramic resonator frequency is four times the reciprocal of the system clock period.

FIGURE 17. RECOMMENDED CRYSTAL/CLOCK CONNECTIONS

PARAMETER MEASUREMENT INFORMATION



Case 1: $V_O = V_{OH} = 2.4 \text{ V}$; Load Voltage = 0 V Case 2: $V_O = V_{OL} = 0.4 \text{ V}$; Load Voltage = 2.1 V

§ All measurements are made with the pin loading as shown unless otherwise noted. All measurements are made with XTAL2/CLKIN driven by an external square wave signal with a 50% duty cycle and rise and fall times less than 10 ns unless otherwise stated.

FIGURE 18. TYPICAL OUTPUT LOAD CIRCUIT[§]

All timings are measured between high and low measurement points as indicated in the figures below.



XTAL2/CLKIN MEASUREMENT POINTS

GENERAL MEASUREMENT POINTS



[‡] The values of C1 and C2 are typically 15 pF. See manufacturer's recommendations for ceramic resonators.

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

AR Array CO CLKOUT
B Byte PGM Program
CI XTAL2/CLKIN

Lowercase subscripts and their meanings are:

 $\begin{array}{ccccc} c & \text{cycle time (period)} & \text{r} & \text{rise time} \\ d & \text{delay time} & \text{su} & \text{setup time} \\ f & \text{fall time} & \text{v} & \text{valid time} \end{array}$

h hold time w pulse duration (width)


The following additional letters are used with these meanings:

H High V Valid L Low

external clocking requirements

NO.			MIN	MOM	MAX	UNIT
1	L _{w(CI)}	XTAL2/CLKIN pulse duration (see Note 10)	20			ns
2	t _{r(C1)}	XTAL2/CLKIN rise time			30	ns
3	14(C1)	XTAL2/CLKIN fall time		-	30	ns
	CLKIN	Crystal operating frequency	2		20	MHz

NOTE 10: This pulse may be either a high pulse, as illustrated, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.



switching characteristics and timing requirements ‡

NO.		PARAMETER	MIN	MAX	UNIT
4	ta(CIH-COL)	Delay time, XTAL2/CLKIN rise to CLKOUT fall		100	ns
5	t _c	CLKOUT (system clock) cycle time	200	2000	ns
6	t _{w(COL)}	CLKOUT low pulse duration	0.5t _c -20	0.5ل	ns
7	L _w (COH)	CLKOUT high pulse duration	0.5t _c	0.5t _c +20	ns

¹ t_c = system clock cycle time = 4/CLKIN.





general purpose output signal switching timing requirements

		PARAMETER	MIN	NOM	MAX	UNIT
t,	Rise time	INT2, INT3			45	ns
1,	Fall time	INT2, INT3			45	ns

recommended EPROM operating conditions for programming

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75		5.5	V
Vpp	Supply voltage at MC pin	12	12.5	13	٧
Ipp	Supply current at MC pin during programming (V _{PP} = 13 V)		30	50	mA
CLKIN	Operating crystal frequency	2		20	MHz

recommended EPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
Lw(IEPGM)	Initial programming pulse (see Note 11)	0.95	1	1.05	ms
tw(FEPGM)	Final programming pulse	2.85		78.75	ms

NOTE 11: Programming pulse is active when both EXE (EPCTL.0) and V_{PPS} (EPCTL.6) are set.

recommended EEPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
Lw(PGM)B	Programming duration to insure valid data is stored (byte mode)	10			ms
L _{W(PGM)AR}	Programming duration to insure valid data is stored (array mode)	20			ms



A/D converter

The A/D Converter has a separate power bus for its analog circuitry. These pins are referred to as V_{CC3} and V_{SS3} . The purpose is to enhance A/D performance by preventing digital switching noise of the logic circuitry which may be present on V_{SS} and V_{CC} from coupling into the A/D analog stage. All A/D specifications will be given with respect to V_{SS3} unless otherwise noted.

Resolution	8 bits (256 values)
Monotonic	Yes
Output conversion code	00h to FFh (00 for $V_1 \le V_{SS3}$; FF for $VI \ge V_{ref}$)
Conversion time (excluding sample time)	

recommended operating conditions

		MIN	МОМ	MAX	Unit
V _{CC3}	Analog supply voltage	4.5	5	5.5	٧
		V _{CC} -0.3		V _{CC} +0.3	٧
V _{SS3}	Analog ground	V _{SS} -0.3		V _{SS} +0.3	٧
٧,و,	Non-V _{CC3} reference (see Note 13)	2.5	V _{CC3}	V _{CC3} + 0.1	٧
	Analog input for conversion	V _{SS3}		V _{ref}	٧

NOTE 12: V_{ref} must be stable, within ± 1/2 LSB of the required resolution, during the entire conversion time.

operating characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN NO	M MAX	UNIT
	Absolute accuracy (see Note 10)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V		±1	LSB
	Differential/integral linearity error (see Notes 13 and 14)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V		±0.5	LSB
lcc3	Analog supply current	Converting		2	mA
		Non-converting		5	μΑ
1,	Inputcurrent,ANO — AN7	0 V ≤ V ₁ ≤ 5.5 V		2	μA
V,e,	Input charge current			1	mA.
Z,e,	-	XTAL2/CLKIN s 12 MHz		24	kΩ
	Source impedance of V _{ref}	12 MHz < XTAL2/CLKIN ≤ 20 MHz		10	kΩ

NOTES: 13. Absolute resolution = 20 mV. At V_{ref} = 5 V, this is 1 LSB. As V_{ref} decreases, LSB size decreases and thus absolute accuracy and differential/integral linearity errors in terms of LSBs increases.




¹⁴ Excluding quantization error of 1/2 LSB.

The A/D module allows complete freedom in design of the sources for the analog inputs. The period of the sample time is user-defined such that high impedance sources can be accommodated without penalty to low-impedance sources. The sample period begins when the SAMPLE START bit of the A/D Control Register (ADCTL) is set to 1. The end of the signal sample period occurs when the conversion bit (CONVERT START) of the ADCTL is set to 1. After a hold time, the converter will reset the SAMPLE START and CONVERT START bits, signaling that a conversion has started and the analog signal can be removed.

analog timing requirements

		MIN	NOM	MAX	UNIT
t _{su(S)}	Analog input setup to sample command	0			ns
t _{n(AN)}	Analog input hold from start of conversion	18t _c			ns
L _{w(S)}	Duration of sample time per kilohm of source impedance (see Note 15)	1			με/κΩ


NOTE 15. The value given is valid for a signal with a source impedance greater than 1 kΩ. If the source impedance is less than 1 kΩ, use a minimum sampling time of 1 μs.



MECHANICAL DATA

plastic-leaded chip carrier package (FN suffix)

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES A Centerline of center pin each side is within 0,10 (0,004) of package centerline as determined by dimension B




B Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

C. The lead contact points are planar within 0,10 (0.004).

MECHANICA DATA

ceramic leaded chip carrier package (FJ suffix)



INDEX block diagram CPU 10 instruction set interrupt vector sources low-power modes memories RAM/register file data EEPROM pregram EPROM control offset timer definition--time from last event outputs SCI parameter measurement information port configuration setup recommended operating conditions watchdog write protect. EEPROM 9 privileged bits privileged operation system configuration and control registers



watchdog


system resets

- CMOS/EEPROM/EPROM Technologies on a Single Device
 - Mask ROM Devices for High Volume Production
 - One-Time Programmable (OTP) Devices for Low Volume Production
 - Reprogrammable EPROM Devices for Prototyping Purposes
- Flexible Operating Features
 - Power-Reduction STANDBY and HALT Modes
 - Commercial and Industrial Temperature Ranges
 - Input Clock Frequency 2 MHz to 20 MHz
 - Voltage (V_{CC}) 5 V \pm 10%
- Internal System Memory Configurations
 - On-Chip Program Memory Versions
 - ROM, 4K-Bytes or 8K-Bytes
 - EPRÓM, 8K-Bytes
 - Data EEPROM, 256-Bytes
 - Static RAM, 256-Bytes Usable as Registers
- Eight Bit A/D Converter
 - 4 Channels in 40-Pin Packages
 - 8 Channels In 44-Pin Packages
- Two 16-Bit General Purpose Timers
 - Software Configurable as
 Two 16-Bit Event Counters, or
 Two 16-Bit Pulse Accumulators, or
 Three 16-Bit Input Capture Functions, or
 Four Compare Registers, or
 Two Self-Contained PWM Functions
 - Software Programmable Input Polarity
 - One Timer Has an 8-Bit Prescaler,
 Providing a 24-Bit Realtime Timer
- On-Chip 24-Bit Watchdog Timer
- Serial Communications Interface (SCI)
 - Asynchronous and Isosynchronous Modes
 - Full Duplex, Double Buffered Rx and Tx
 - Two Multiprocessor Communications Formats
- CMOS/TTL Compatible I/O Pins
 - All Peripheral Function Pins Software Configurable for Digital I/O
 - 40 Pin Plastic and Ceramic Dual-In-Line Package
 - 27 Bidirectional, 5 Input Pins
 - 44 Pin Plastic and Ceramic Leaded Chip Carrier Package
 - 27 Bidirectional, 9 Input Pins

J, N and N2 Packages (Top View)



FN and FZ Packages (Top View)



- Flexible Interrupt Handling
 - Two S/W Programmable Interrupt Levels
 - --- Global and Individual Interrupt Masking
 - Programmable Rising or Falling Edge
 Detect
- TMS370 Series Compatibility
 - Register-to-Register Architecture
 - 256 General-Purpose Registers
 - 14 Powerful Addressing Modes
- PC-Based Workstation Development Support Emphasizes Productivity, Featuring:
 - C-Complier Support
 - Realtime In-Circuit Emulation
 - Symbolic Debug
 - Extensive Breakpoint/Trace Capability
 - Software Performance Analysis
 - Multi-Window User Interface
 - EEPROM/EPROM Programming

Texas 🎨 Instruments

1

SPNS016 -- OCTOBER 1991

description

The TMS370C040, TMS370C042, TMS370C340, TMS370C342, TMS370C642, and TMS370C742 devices are members of the TMS370 family of single-chip 8-bit microcontrollers. The TMS370 family provides cost-effective realtime system control through VLSI integration of advanced peripheral function on-chip memory configurations.

The TMS370Cx4x family is implemented using high-performance silicon-gate CMOS technology. The low operating power, wide operating temperature range, and noise immunity of CMOS technology coupled with the high performance and extensive on-chip peripheral functions make the TMS370Cx4x devices attractive in system designs for automotive electronics, industrial motor, computer peripheral control, and telecommunications.

Unless otherwise noted, the term TMS370Cx4x refers to the TMS370C040, TMS370C042, TMS370C340, TMS370C342, TMS370C642 and TMS370C742 for all peripheral function modules available on those devices. All TMS370Cx4x devices contain a minimum of the following on-chip peripheral modules:

- 256-bytes RAM (usable as registers)
- 8-channel (for 44 pin device) or 4-channel (for 40 pin device) 8-bit Analog-to-Digital converter (A/D)
- Serial communications interface function (SCI)
- Two 24-bit general-purpose timers, one of which can be used as a Watchdog timer
- One 16-bit general-purpose timer

The following table provides an overview of the various memory configurations and operating modes of the TMS370Cx4x devices.

Memory Configurations

DEVICES	PROGRAM ME ROM	MORY (BYTES) EPROM	DATA MEMORY (BYTES) RAM EEPROM		PIN/PACKAGES	
TMS370C040	4K		256	256	44 / FN-PLCC 40 / N-DIP 40 / N2-DIP	
TMS370C042	8K	ances	256	256	44 / FN-PLCC 40 / N-DIP 40 / N2-DIP	
TMS370C340	4K	_	256		44 / FN-PLCC 40 / N-DIP 40 / N2-DIP	
TMS370C342	8 K		256		44 / FN-PLCC 40 / N-DIP 40 / N2-DIP	
TMS370C642		8K	256	_	44 / FN-PLCC 40 / N-DIP 40 / N2-DIP	
TMS370C742 —		8K	256	256	44 / FN-PLCC 40 / N-DIP 40 / N2-DIP	

[†] System evaluators and development tools are for use only in a prototype environment and their reliability has not been characterized.



SPNS016 - OCTOBER 1991

The 4K-bytes and 8K-bytes of mask-programmable ROM in the TMS370C040, TMS370C042, TMS370C340 and TMS370C342 are replaced in the TMS370C642 and TMS370C742 with 8K-bytes of EPROM while all other available memory and on-chip peripherals are identical, with the exception of no data EEPROM on the TMS370C340, TMS370C342, and TMS370C642 devices. OTP (TMS370C642 and TMS370C742) devices and the reprogrammable device (TMS370C742FZ) are the two versions of the TMS370Cx4x family that have 8K of EPROM program memory with a superset of the memory and peripherals of all the other family members with the same pin-out.

TMS370C642 and TMS370C742 (OTP) devices are in plastic packages and can be programmed one time. This is an effective microcomputer to use for immediate production updates for other members of the TMS370Cx4x family or for low volume production runs that cannot satisfy minimum volume or cycle time for the low-cost mask ROM devices.

The TMS370C742FZ is a windowed ceramic package to allow reprogramming of the program EPROM memory during the development prototyping phase of design. These TMS370C742FZ devices allow quick updates to breadboards and prototype systems while iterating initial designs.

The TMS370Cx4x provides two power reduction modes (STANDBY and HALT) for applications where low power consumption is critical. Both modes stop all CPU activity (I.e., no instructions are executed). In the STANDBY mode the internal oscillator, the general purpose timer, and the SCI receiver start bit detection remain active. In the HALT mode, all device activity is stopped. The device retains all RAM data and peripheral configuration bits throughout both powerdown modes.

The TMS370Cx4x features advanced register-to-register architecture that allows arithmetic and logical operations without requiring an accumulator (e.g., ADD r24, r47; add the contents of register 24 to the contents of register 47 and store the result in register 47). The TMS370Cx4x family is fully instruction-set-compatible, allowing easy transition between members.

The TMS370Cx4x family offers an 8-channel with 8-bit accuracy Analog-to-Digital converter for the 44-pin PLCC packages and also offers 4-channel Analog-to-Digital for the 40-pin DIP packages. The 33-µs conversion time at 20 MHz and the variable sample period, combined with selectable positive reference voltage sources, turn real-world analog signals into digital data.

The Serial Communications Interface (SCI) module is a built-in serial interface that can be programmed to be asynchronous or isosynchronous to give three methods of serial communications. The SCI allows standard RS-232-C communications with other common data transmission equipment. The CPU takes no part in serial communications except to write data to be transmitted to a register and to read received data from a register.


The TMS370Cx4x family provides the system designer with very economical, efficient solutions to real-time control applications. The TMS370 family eXtended Development System (XDS) solves the challenge of efficiently developing the software and hardware required to design the TMS370Cx4x into an ever-increasing number of complex applications. The application source code can be written in Assembly and C-language, and the output code can be generated by the linker. The TMS370 family XDS communicates via a standard RS-232-C interface with an existing personal computer to form a PC-DOS hosted workstation. This allows the use of the PC's editors and software utilities already familiar to the designer. The TMS370 family XDS emphasizes ease-of-use through extensive use of menus and screen windowing so that a system designer can begin developing software with minimum training. Precise realtime in-circuit emulation and extensive symbolic debug and analysis tools ensure efficient software and hardware implementation as well as reducing the time-to-market cycle.

The TMS370Cx4x family together with the TMS370 family XDS for applications development, the TMS370C742FZ reprogrammable devices, comprehensive product documentation, and customer support, provide a complete solution for the needs of the system designer.

The TMS370Cx4x family members are available in three package types: 44-pin PLCC (FN), 40-pin DIP (N) and 40-pin shrink DIP (N2). The shrink DIP package is the same width as the standard 40-pin DIP (0.600″) but the space between pins is reduced from 0.100″ to 0.070″. This results in a 30% board space savings yielding a 40-pin package the size of a standard 28-pin DIP.



functional block diagram



SPNS016 -- OCTOBER 1991

Terminal Functions

PIN				
	NO.		1/0	PERCENTION
	DIP (40)	PLCC (44)] "	DESCRIPTION
A0 A1 A2 A3 A4 A5 A6 A7	18 17 16 15 14 13 11	20 19 18 17 16 15 13	1/O 1/O 1/O 1/O 1/O 1/O 1/O	Port A pins are general purpose bidirectional I/O ports.
B0 B1 B2	39 40 1	44 1 2	1/O 1/O 1/O	Port B pins are general purpose bidirectional I/O ports.
D3 D4 D5 D6 D7	21 20 35 22 19	23 22 40 24 21	1/O 1/O 1/O 1/O 1/O	Port D pins are general purpose bidirectional I/O ports. D3 also configurable as CLKOUT (see Note 1)
AN0/E0 AN1/E1 AN2/E2 AN3/E3 AN4/E4 AN5/E5 AN6/E6 AN7/E7	23 24 — — — 27 28	25 26 27 28 30 31 32 33		A/D analog input channels or positive reference pins. Any A/D channel may be programmed as general purpose input pins (E port) if not used as an analog input or reference channel.
V _{CC3} V _{SS3}	26 25	11 29		A/D converter positive supply voltage and optional positive reference input pin., A/D converter ground supply and low reference input pin.
INT1 INT2 INT3	6 7 8	7 8 9	1 1/0 1/0	External non-maskable or maskable interrupt/General purpose input pin. External maskable interrupt input/General purpose bidirectional pin. External maskable interrupt input/General purpose bidirectional pin.
T1IC/CR T1PWM T1EVT	31 30 29	36 35 34	1/0 1/0 1/0	Timer 1 input Capture/Counter Reset input pin/General purpose bidirectional pin. Timer 1 Pulse-Width-Modulation output pin/General purpose bidirectional pin. Timer 1 External Event input pin/general purpose bidirectional pin.
T2IC1/CR T2IC2/PWM T2EVT	4 3 2	5 4 3	1/O 1/O 1/O	Timer 2 input capture/counter reset input pin/General purpose bidirectional pin. Timer 2 input capture 2/PWM output pin/General purpose bidirectional pin. Timer 2 External Event input pin/General purpose bidirectional pin.
SCITXD SCIRXD SCICLK	38 37 36	43 42 41	1/0 1/0 1/0	SCI Transmit Data Output pin/General purpose bidirectional pin. SCI Receive Data input pin/General purpose bidirectional pin. SCI bidirectional Serial Clock pin/General purpose bidirectional pin.
RESET	5	6	1/0	System reset bidirectional pin. As input it initializes microcontroller, as open-drain output it indicates an internal failure was detected by the Watchdog or Oscillator Fault circuit.
MC	34	39	1	Mode control input pin; enables the EEPROM Write Protection Override (WPO) mode.
XTAL1 XTAL2/CLKIN	32 33	37 38	-0	Internal oscillator output for crystal Internal oscillator crystal input/external clock source input
V _{CC} V _{SS}	9 12	10 14		Positive supply voltage. Ground reference.

NOTE 1: Each pin associated with Interrupt 2, Interrupt 3, Timer 1, Timer 2 and SCI functional blocks may be individually programmed as a general purpose bidirectional pin if it is not used for its primary block function. Unused A/D input channel pins may be programmed as a general purpose input only pins. D3 may be configured as CLKOUT by appropriately programming the DPORT1 and DPORT2 registers.

memory map

The TMS370 family architecture is based on the Von Neumann architecture, where the program memory and data memory share a common address space. All peripheral input/output is memory mapped in this same common address space. As shown in Figure 1, the TMS370 family provides memory-mapped RAM, ROM, EEPROM, EPROM, input/output pins, and peripheral functions.

The peripheral file contains all input/output port control, peripheral status and control, EPROM memory programming, and system-wide control functions. The peripheral file is located between 1010h to 107Fh and is logically divided into 6 Peripheral File Frames of 16 bytes each. Each on-chip peripheral is assigned to a separate frame through which peripheral control and data information is passed. The TMS370Cx4x has 5 peripheral frames and a system control frame assigned to Peripheral File Frames 1, 2, 4, 5, 6, and 7.




Figure 1. TMS370Cx4x Memory Map



memories

RAM/register file

The TMS370Cx4x has 256 bytes of static RAM, which serve as both the CPU register file and general-purpose memory. The RAM is treated as registers by the instruction set and is referenced as R0 through R255. The first two registers, R0 and R1, are also called the A and B registers, respectively. The stack is located in the RAM, and operates as a last-in first-out read/write memory. It is used to store the return address on subroutine calls and the status register during interrupts. Accessing this memory as registers is performed in one system clock cycle (t_c), while general-purpose memory access is performed in two system clock cycles.

Instructions may be executed from RAM. This versatility enables the internal RAM to be used for functions such as microcontroller self-test, diagnostics, or system test of the end application. The user may load external programs or data into the RAM by incorporating a simple bootstrap loader in the program memory.

data EEPROM

The TMS370Cx4x family has 256 bytes of on-chip Electrically Erasable Programmable ROM (EEPROM), addressed as 256 consecutive bytes mapped from locations 1F00h to 1FFFh. The data EEPROM provides nonvolatile programmable storage for items such as calibration constants and configuration information for personalization of a generic program ROM/EPROM algorithm for use in specific end applications. The data EEPROM supports bit, byte, and block write/erase modes. Instructions may be executed from the data EEPROM, providing additional program space and the ability to patch algorithms by placing a branch table for volatile routines in the data EEPROM.

The data EEPROM uses the 5-V $V_{\rm CC}$ supply voltage and provides the programming voltage via an internal dedicated generator, eliminating the need for an external high-voltage programming source. The dedicated voltage generator optimizes the programming voltage characteristics, increasing the reliability as well as extending the write/erase endurance of the array.

Programming control and status monitoring are performed through the data EEPROM control register (DEECTL) in the peripheral file. An EEPROM write/erase operation is performed in the following sequence:

- 1. Perform normal memory write to the target EEPROM location.
- 2. Write to DEECTL control register to select WRITE1/WRITE0 and set the EXECUTE (EXE) bit to 1.
- 3. Walt for program time to elapse [$t_{w(PGM)B}$ or $t_{w(PGM)AR}$].
- 4. Write to DEECTL control register to set the EXECUTE (EXE) bit to 0.

The WRITE1/WRITE0 control bit selects whether the zeros or the ones in the data byte are to be programmed into the selected EEPROM location. For example, a WRITE1 operation will program ones into all bit positions within the EEPROM byte that have ones in the data byte, while bits that are zero in the data byte will not affect the EEPROM contents. The WRITE1 operation effectively performs a logical OR of the information previously stored on the EEPROM byte with the data byte. The WRITE0 operation effectively performs a logical AND between these two bytes. Single bit programming within an EEPROM byte is performed by writing only the zeros or ones of the data byte. The EEPROM programming algorithm may use this bit-programming capability to optimize the life of the EEPROM.

When a data value cannot be achieved by writing only zeros or only ones into the EEPROM byte, a WRITE1 followed by a WRITE0 will program any data value into the EEPROM byte, regardless of the previous data stored at that location.

Data EEPROM read accesses are performed as normal memory read operations in two system clock cycles. A memory read cycle to any EEPROM location while EXECUTE = 1 returns the value currently being written to the EEPROM. Following an EEPROM write operation, the EEPROM voltages must stabilize prior to performing an EEPROM read operation. The BUSY FLAG indicates the status of the EEPROM voltage. When set, the EEPROM is not ready for a read operation. The BUSY FLAG is reset to 0 by the EEPROM control logic



when 128 system clock cycles have elapsed following the EXECUTE bit being set to 0. If an EEPROM read operation is performed while BUSY = 1, automatic WAIT states will be generated until BUSY = 0, and then the read operation will be performed.




Figure 2. Write Protect Register for TMS370x4x Devices With A 256-Byte Data EEPROM Array

Bytes within the data EEPROM may be protected from inadvertent overwriting of critical information. As shown in Figure 2, the 8-bit Write Protect Register (WPR), located at 1F00h within the data EEPROM, provides write protection for the 256-byte data EEPROM, segmenting the array into eight blocks of 32 bytes each. Each of these 32-byte blocks may be individually write- and erase-protected by setting the corresponding bit to 1 in the appropriate WPR. Since the WPR reside in the array in BLK0, the WPR may also be write-protected, thereby increasing the system reliability by preventing bytes from being reprogrammed. Bytes left unprotected may be written to by the normal EEPROM programming sequence. The Write Protection Override (WPO) mode enables data to be written to any location in the data EEPROM, regardless of the WPR contents. Enter the WPO mode by placing 12-V on the MC pin. The WPO mode is typically used in a service environment to update the protected EEPROM contents.

All unprotected bytes within the data EEPROM array may be programmed during a single EEPROM programming cycle by setting the ARRAY PROG bit of DEECTL to 1 at the start of the programming cycle.

program ROM

The program ROM consists of 4K- to 16K-bytes of mask programmable read-only memory. The program ROM is used for permanent storage of data or instructions, with read operations performed in two system clock cycles. Memory addresses 7FECh through 7FFFh are reserved for interrupt and reset vectors. Trap vectors, used with TRAP0 through TRAP15 instructions, are located between addresses 7FC0h and 7FDFh. Programming of the mask ROM is performed at the time of device fabrication.



program EPROM (TMS370C642 and TMS370C742 only)

The program EPROM of the TMS370C642 and TMS370C742 is an 8K electrically programmable read-only memory, addressed as 8K consecutive bytes mapped from location 6000h to 7FFFh. It provides application performance identical to the TMS370Cx4x mask ROM devices. Program instructions are read from the program EPROM in two system clock cycles, providing the prototyping capability of the mask program ROM.

An external supply (V_{PP}) is needed at the MC pin to provide the necessary programming voltage (V_{PP}). Programming is controlled through a register (EPCTL) in the peripheral file.

The TMS370C642 and TMS370C742 each come in a plastic package and cannot be erased. They are one-time-programmable (OTP) devices. The TMS370C742 comes in ceramic package with a quartz window. Before programming, the TMS370C742's EPROM is erased by exposing the device through the transparent window to high-intensity ultraviolet light (wavelength 2537Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15 W+s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, the entire array is in a logic 1 state. A programmed 0 can be erased to a 1 only by exposure to ultraviolet light. It should be noted that normal ambient light contains the correct wavelength for erasure. When using the TMS370C742, the window should be covered with an opaque label. All devices are erased to logic 1 when delivered from the factory.

CAUTION

Exposing the EPROM module to ultraviolet light may also cause erasure in any EEPROM module. Any useful data stored in the EEPROM must be reprogrammed after exposure to UV light.

Programming 0 to the EPROM is controlled by the EPCTL register via the EXE bit and the VPPS bit. The EXE bit initiates EPROM programming when set and disables programming when cleared. The VPPS bit connects the programming voltage V_{PP} at the MC pin to the EPROM module. VPPS (EPCTL.6) and EXE (EPCTL.0) should be set separately, and the VPPS bit should be set at least two microseconds before the EXE bit is set. After programming, the application programming should wait for four microseconds before any read attempt is made. The programming operation (see Figure 3) is performed in the following recommended sequence:

- 1. Supply the programming voltage to the MC pin.
- 2. Write to EPCTL register to set the VPPS bit to 1.
- 3. Perform normal memory write register to the target EPROM location.
- 4. Write to EPCTL register to set the EXE bit to 1. (Wait at least two microseconds after step 2).
- 5. Wait for program time to elapse (one millisecond).
- 6. Write to EPCTL register to clear the EXE bit (leave VPPS bit set to 1).
- Read the byte being programmed; if correct data is not read, repeat steps 4 through 6 X times up to a maximum of 25.
- 8. Write to EPCTL register to set the EXE bit to 1 for final programming.
- 9, Wait for program time to elapse (3X milliseconds duration).
- 10. Write to EPCTL register to clear the EXE and VPPS bits.



9

An external power supply at V_{PP}, I_{PP} (30mA) is required for programming operations. Programming voltage V_{PP} is supplied via the MC pin. This also automatically puts the microcontroller in the Write Protection Override (WPO) mode. Programming voltage may be applied via the MC pin anytime after RESET and will remain at V_{PP} after programming (after the EXECUTE bit is cleared). Applying programming voltage while RESET is active will put the microcontroller in reserved mode, where programming operation is inhibited.




Figure 3. EPROM Programming Operation

write protection of program EPROM

To override the EPROM write protection, the V_{PP} voltage must be applied to the MC pin and the VPPS bit (EPCTL.6) must be set. This dual requirement ensures that the program EPROM will not accidentally be overwritten during the data EEPROM operations when V_{PP} is applied to the MC pin. The data EEPROM may be programmed when the VPPS bit is set.



central processing unit

The central processing unit (CPU) of the TMS370 series is an enhanced version of the TMS7000 Family CPU. The enhancements include additional user instructions such as integer divide, conditional jump instructions based on the overflow status bit, and addressing modes such as stack-pointer-relative addressing for subroutine parameter passing. The efficient register-to-register architecture of the TMS7000 family has been carried over to the TMS370 family, which avoids the conventional accumulator bottleneck. The complete TMS370 family instruction set is summarized in the table. TMS370 Instruction Set Summary, page 39.

In addition to the interpretation and execution of the user program, the CPU performs the functions of bus protocol generation and interrupt priority arbitration. While the CPU is implemented independent of the memory, input/output, and peripheral modules, it performs the central system control function through communications with these on-chip modules and external memory and peripherals.

The TMS370 family CPU registers accessible to the programmer are shown in Figure 4. The register file consists of 256 general purpose registers, R0 through R255 implemented in on-chip RAM, and is used by the CPU for general purpose 8- and 16-bit source and destination operands, index registers, and indirect addressing. The first two registers, R0 and R1, are also called registers A and B and are used by the CPU as general purpose registers or for implied operands. The program counter (PC) contains the address of the next instruction to be executed. The stack pointer (SP) contains the address of the last or top entry on the stack, which is located in the on-chip register file. The status register (ST) contains four bits that reflect the outcome of the instruction just executed, and two bits that control the masking of the interrupt priority chains.




Figure 4. CPU Registers



system resets

The TMS370Cx4x has three possible reset sources: a low input to the RESET pin, a programmable watchdog timer timeout, or a programmable oscillator fault failure. The RESET pin, an input/output pin, initiates TMS370Cx4x hardware initialization and ensures an orderly software startup. A low-level input of at least 50 ns initiates the reset sequence. The microcontroller is held in reset until the RESET pin goes inactive (high). If the RESET input signal is low for less than eight system clock cycles, the TMS370Cx4x will hold the external RESET pin low for eight system clock cycles to reset external system components. The RESET pin must be activated by the application at power-up, which can be accomplished by an external input or an RC power-up reset circuit. Recall that the basic operating mode, microcomputer or microprocessor, is determined by the voltage level applied to the MC pin two cycles before the RESET pin goes inactive (high). The RESET pin can be asserted at any time during operation, resulting in an immediate initiation of the reset sequence.




Figure 5. Typical Reset Circuit

The watchdog timer provides system integrity by detecting a program that has become lost or is not executing as expected. A system reset is generated if the watchdog timer is not properly re-initialized by a specific software sequence, or if the re-initialization does not occur before the watchdog timer times out. The watchdog timer timeout initiates the TMS370Cx4x reset sequence and drives the external RESET pin low for eight system clock cycles to reset external system components. The watchdog reset function is enabled by setting the WD OVRFL RST ENA bit of T1CTL2 to 1. Once the software enables the watchdog reset function, subsequent writes to the WD OVRFL RST ENA bit are ignored. Watchdog control bits can be initialized only following a power-up reset. The timer section discusses additional information on the watchdog timer and its configurations.

The oscillator fault circuit provides the means to monitor failures of the oscillator input signal (XTAL2/CLKIN). This function is enabled under software control by setting the OSC FLT RST ENA bit of SCCR2 to 1. If the oscillator input signal frequency remains above the 90% point of the minimum operating frequency (CLKIN), the oscillator input will not to be activated. However, if the oscillator input is lost or its frequency falls below 20 kHz and the oscillator fault reset is enabled, the TMS370Cx4x is reset and the external RESET pin is driven low.



SPNS016 -- OCTOBER 1991

Reset Sources

REGISTER	ADDRESS	PF	BIT NO.	CONTROL BIT	SOURCE OF RESET
SCCR0	1010h	P010	7	COLD START	Cold or Warm start reset.
SCCR0	1010h	P010	4	OSC FLT FLAG	Oscillator out of range.
T1CTL2	104Ah	P04A	5	WD OVRFL INT FLAG	Watchdog timer timeout.

When an oscillator input failure occurs, the internal clocks are stopped and $\overline{\text{RESET}}$ is held active until the oscillator input frequency is greater than 100 kHz typical. If the OSC FLT RST ENA bit of SCCR2 is set to 0, the fault detection circuit independently sets the OSC FLT FLAG of SCCR0 without generating a system reset. The fault detection circuit can be disabled if the OSC FLT DISABLE bit is set to 1. The OSC FLT RST ENA bit is protected during non-privileged operation and therefore should be software configured during the initialization sequence following system reset. During the HALT mode the oscillator fault circuitry will be disabled.

During a microcontroller reset, the majority of the peripheral file bits are set to 0, with the exception of the bits shown in the following table. During all resets, the COLD START, OSC FLT FLAG, and the WD OVRFL FLAG are appropriately set by the active reset and may be interrogated by the program to determine the source of system reset. Registers A and B are set to zero during all resets. The other registers are not affected by a reset under power (warm reset).

Control Bit States Following Reset

REGISTER	CONTROL BIT	POWERUP MICROCOMPUTER	WARM RESET MICROCOMPUTER
SCCR0	μΡ/μC MODE MC PIN DATA COLD START OSC FLT FLAG	0 0 1 0	0 0 † †
T1CTL2	WD OVRFL FLAG	0	†
TXCTL	TX EMPTY	1	1
TXCTL	TXRDY	1	1
ADSTAT	AD READY	1	1

[†] Status bit corresponding to active reset source is set to 1.

Interrupts

The TMS370 family software-programmable interrupt structure supports flexible on-chip and external interrupt configurations to meet realtime interrupt-driven application requirements. The hardware interrupt structure incorporates two priority levels as shown in Figure 6. Interrupt level 1 has a higher priority than interrupt level 2. The two priority levels can be independently enabled by the global interrupt enable bits (IE1 and IE2) of the Status Register.

Each system interrupt is independently configured on either the high or low priority chain by the application program during system initialization. Within each interrupt chain, the interrupt priority is fixed by the position of the system interrupt. However, since each system interrupt is selectively configured on either the high or low priority interrupt chain, the application program can elevate any system interrupt to the highest priority. Arbitration between the two priority levels is performed within the CPU. Arbitration within each of the priority chains is performed within the peripheral modules to support interrupt expansion to future modules. Pending interrupts are serviced upon completion of current instruction execution, depending on their interrupt mask and priority conditions.

The TMS370Cx4x has nine hardware system interrupts as shown in the table on page 15. Each system interrupt has a dedicated interrupt vector located in program memory through which control is passed to the interrupt service routines. A system interrupt may have multiple interrupt sources (e.g., SCI RXNT has two interrupt



sources). All of the interrupt sources are individually maskable by local interrupt enable control bits in the associated peripheral file. Each interrupt source FLAG bit is individually readable for software polling or to determine which interrupt source generated the associated system interrupt.




Figure 6. Interrupt Control

Five of the system interrupts are generated by on-chip peripheral functions, and three external interrupts are supported. Software configuration of the external interrupts is performed through the INT1, INT2, and INT3 control registers in peripheral file frame 1. Each external interrupt is individually software configurable for input polarity (rising or falling) for ease of system interface. External interrupt INT1 is software configurable as either a maskable or non-maskable interrupt. When INT1 is configured as non-maskable, it cannot be masked by the individual or global enable mask bits. Recall that the INT1 NMI bit is protected during non-privileged operation and therefore should be configured during the initialization sequence following reset. To maximize pin flexibility, external interrupts INT2 and INT3 can be software configured as general purpose input/output pins if the interrupt function is not required (INT1 can be similarly configured as an input pin).

SPNS016 -- OCTOBER 1991

Hardware System Interrupts

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	VECTOR ADDRESS	PRIORITY§
External RESET Watchdog Overflow Oscillator Fault Detect	COLD START WD OVRFL INT FLAG OSC FLT FLAG	RESETT	7FFEh, 7FFFh	1
External INT1	INT1 FLAG	INT1†	7FFCh, 7FFDh	2
External INT2	INT2 FLAG	INT2†	7FFAh, 7FFBh	3
External INT3	INT3 FLAG	INT3†	7FF8h, 7FF9h	4
Timer 1 Overflow Timer 1 Compare 1 Timer 1 Compare 2 Timer 1 External Edge Timer 1 Input Capture Watchdog Overflow	T1 OVRFL INT FLAG T1C1 INT FLAG T1C2 INT FLAG T1EDGE INT FLAG T1IC INT FLAG WD OVRFL INT FLAG	T1INT‡	7FF4h, 7FF5h	6
SCI RX Data Register Full SCI RX Break Detect	RXRDY FLAG BRKDT FLAG	RXINT	7FF2h, 7FF3h	7
SCI TX Data Register Empty	TXRDY FLAG	TXINT	7FF0h, 7FF1h	8
Timer 2 Overflow Timer 2 Compare 1 Timer 2 Compare 2 Timer 2 External Edge Timer 2 Input Capture 1 Timer 2 Input Capture 2	T2 OVRFL INT FLAG T2C1 INT FLAG T2C2 INT FLAG T2EDGE INT FLAG T2IC1 INT FLAG T2IC1 INT FLAG T2IC2 INT FLAG	T2INT	7FEEh, 7FEFh	9
A-D Conversion Complete	AD INT FLAG	ADINT	7FECh, 7FEDh	10

 $[\]ensuremath{\dagger}$ Releases microcontroller from STANDBY and HALT low power modes.

[‡] Releases microcontroller from STANDBY low power mode.

[§] Relative priority within an interrupt level.

privileged operation and EEPROM write protection override

The TMS370Cx4x family is designed with significant flexibility to enable the designer to software-configure the system and peripherals to meet the requirements of a broad variety of applications. The non-privileged mode of operation ensures the integrity of the system configuration once defined for an end application. Following a hardware reset, the TMS370Cx4x operates in the privileged mode, where all peripheral file registers have unrestricted read/write access and the application program will configure the system during the initialization sequence following reset. As the last step of system initialization, the PRIVILEGE DISABLE bit (SCCR2.0) will be set to 1, entering the non-privileged mode and disabling write operations to specific configuration control bits within the peripheral file. The following system configuration bits are write-protected during the non-privileged mode and must be configured by software prior to exiting the privileged mode:

REGI	STERT	CONTROL BIT
NAME	LOCATION	CONTROL BIT
SCCR0	P010.5	PF AUTO WAIT
SCCR0	P010.6	OSC POWER
SCCR1 SCCR1	P011.2 P011.4	MEMORY DISABLE AUTOWAIT DISABLE
SCCR2 SCCR2 SCCR2 SCCR2 SCCR2 SCCR2 SCCR2	P012.0 P012.1 P012.2 P012.5 P012.6 P012.7	PRIVILEGE DISABLE INT1 NMI OSC FLT DISABLE OSC FLT RST ENA PWRDWN/IDLE HALT/STANDBY
SCIPRI SCIPRI	P05F.5 P05F.6	SCI RX PRIORITY SCI TX PRIORITY
T1PRI	P04F.6	T1 PRIORITY
T2PRI	P06F.6	T2 PRIORITY
ADPRI	P07F.6	AD PRIORITY

†The privileged bits are shown in a **bold typeface** in the Peripheral File Frames of the following sections,

The Write Protection Override (WPO) mode provides an external hardware method of overriding the write protection registers (WPR) of data EEPROM on the TMS370Cx4x. WPO mode is entered by applying a 12-V input to the MC pin after the RESET pin input goes high. The high voltage on the MC pin during the WPO mode is not the programming voltage for the data EEPROM or program EPROM. All EEPROM programming voltages are generated on-chip. The WPO mode provides hardware system level capability to modify the personality or calibration information in the data EEPROM while the device remains in the application, but only while requiring a 12-volt external input on the MC pin (normally not available in the end application except in a service or diagnostic environment).

low-power operating modes

The STANDBY and HALT low power modes significantly reduce power consumption by reducing or stopping the activity of the various on-chip peripherals when processing is not required. Each of the low power modes is entered by executing the IDLE instruction when the PWRDWN/IDLE bit in SCCR2 has been set to1. The HALT/STANDBY bit in SCCH2 controls which low-power mode is entered.

In the STANDBY mode (HALT/STANDBY = 0), all CPU activity and most peripheral module activity is stopped; however, the oscillator, internal clocks, Timer 1, and the receive start bit detection circuit of the serial communications interface remain active. System processing is suspended until a qualified interrupt (hardware RESET, external interrupt on INT1, INT2, INT3, Timer 1 interrupt, or a low level on the receive pin of the serial communications interface) is detected.



SPNS016 -- OCTOBER 1991

In the HALT mode (HALT/STANDBY=1), the TMS370x4x is placed in its lowest power consumption mode. The oscillator and internal clocks are stopped, causing all internal activity to be halted. System activity is suspended until a qualified interrupt (hardware RESET external interrupt on INT1, INT2, or INT3, or low level on the receive pin of the serial communications interface) is detected.

POWERDOW	N CONTROL BITS	
PWRDWN/IDL (SCCR2.6)	HALT/STANDBY (SCCR2.7)	MODE SELECTED
1	0	Standby
1	1	Halt

The following information is preserved throughout both the STANDBY and HALT modes: RAM (register file), CPU registers (stack pointer, program counter, and status register), I/O pin direction and output data, and status registers of all on-chip peripheral functions. Since all CPU instruction processing is stopped during the STANDBY and HALT modes, the clocking of the watchdog timer is inhibited.

The following table, Peripheral File Frame 1, contains system configuration and control functions and registers for controlling EEPROM programming. The privileged bits are shown in a **bold typeface**.

Peripheral File Frame 1: System Configuration and Control Registers†

4000	DE	DITT	DITO	DITE	DIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIL3	BILZ	BILL	BIIV	nEG
1010h	P010	COLD START	OSC POWER	PF AUTO WAIT	OSC FLT FLAG	MC PIN WPO	MC PIN DATA	_	μΡ/μC MODE	SCCR0
1011h	P011	_		_	AUTOWAIT DISABLE	_	MEMORY DISABLE	_		SCCR1
1012h	P012	HALT/ STANDBY	PWRDWN/ IDLE	OSC FLT RST ENA	BUS STEST	CPU STEST	OSC FLT DISABLE	INT1 NMI	PRIVILEGE DISABLE	SCCR2
1013h to 1016h	P013 to P016	RESERVED								
1017h	P017	INT1 FLAG	INT1 PIN DATA	_		_	INT1 POLARITY	INT1 PRIORITY	INT1 ENABLE	INT1
1018h	P018	INT2 FLAG	INT2 PIN DATA	_	INT2 DATA DIR	INT2 DATA OUT	INT2 POLARITY	INT2 PRIORITY	INT2 ENABLE	INT2
1019h	P019	INT3 FLAG	INT3 PIN DATA	_	INT3 DATA DIR	INT3 DATA OUT	INT3 POLARITY	INT3 PRIORITY	INT3 ENABLE	INT3
101Ah	P01A	BUSY			_	-	AP	W1W0	EXE	DEECTL
101Bh	P01B	RESERVED								
101Ch	P01C	BUSY	VPPS		<u> </u>			W0	EXE	EPCTL
101Dh 101Eh 101Fh	P01D P01E P01F	RESERVED								

[†] Privileged bits are shown in bold typeface.



SPNS016 -- OCTOBER 1991

peripheral file frame 2

Peripheral File Frame 2 contains the digital I/O pin configuration and control registers. The following tables detail the specific addresses, registers, and control bits within the Peripheral File Frame.

Peripheral File Frame 2: System Configuration and Control Registers

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
1020h	P020		Reserved						
1021h	P021			Por	t A Control Re	gister 2 (must	be 0)		
1022h	P022				Port	A Data			
1023h	P023				Port A	Direction			
1024h	P024				Res	erved			
1025h	P025	Х	X X X X X Port B Control Register 2					ister 2	
1026h	P026	X X X X Y Port B Data							
1027h	P027	Х	Х	Х	Х	Х		Port B Directio	n
1028h to 102Bh	P028 to P02B	Reserved							
102Ch	P02C		Port D Cont	rol Register 1	Х	Х	Х		
102Dh	P02D	Port D Control Register 2 (must be 0)†					Х	Х	Х
102Eh	P02E		Port D Data					Х	Х
102Fh	P02F		F	ort D Directio	on		Х	Х	Х

[†] To configure pin D3 as CLKOUT, set Port D Control Register 2 equal to 08h.

Port Configuration Register Set-up

PORT	PIN	abcd 00q1	abcd 00x0		
Α	0 — 7	Out q	Data In		
В	0-2	Out q	Data In		
С	3 — 7	Out q	Data In		
a = Port × Control Register 1 b = Port × Control Register 2 c = Data d = Direction					

NOTES: 2. Each bit controls the corresponding pin; for example, bit 6 controls port pin 6. Each pin is individually configurable.

3. Only register combination 00xx is defined for TMS370Cx4x.

SPNS016 - OCTOBER 1991

programmable timers

The two programmable timer modules of the TMS370Cx4x provide the designer with the enhanced timer resources required to perform realtime system control. The Timer 1 module contains the general-purpose timer T1 and the watchdog timer (WD). The three independent 16-bit timers, T1, T2, and WD, allow program selection of input clock sources (realtime, external event, or pulse accumulate) with multiple 16-bit registers (input capture and compare) for special timer function control. These timers provide the capabilities for:

System Requirements			
Realtime system control			
Input Pulse-Width measurement			

External Event Synchronization

Timer Output Control
Pulse-Width Modulated Output Control

System Integrity

Timer Resource

Interval Timers with Interrupts

Pulse-Accumulate or Input-Capture Functions

Event Counter Function

Compare Function

PWM Output Function

Watchdog Function

timer 1 module

The timer 1 module consists of three major blocks:

- Prescaler/Clock Source, which determines the independent clock sources for the general purpose timer and the watchdog timer.
- 2. 16-bit General Purpose Timer, T1, which provides the event count, input capture, and compare functions.
- 16-bit Watchdog Timer, which may be software programmed as an event counter/pulse accumulator if the watchdog function is not desired.




Figure 7. Timer 1 Module Block Diagram



timer 1 module prescaler/clock source

The clock source inputs for the general purpose timer and the watchdog timer are independently configured by the T1 and WD INPUT SELECT control bits of the T1CTL1 control register. The WD INPUT SELECT control bits cannot be changed after entering the watchdog mode (WD RST ENA = 1). Eight possible clock sources are programmable for each counter.

	T1 INPUT		CLOCK SOURCE	WD INPUT			
SELECT 2	SELECT 1	SELECT 0	CLOCK SOUNCE	SELECT 2	SELECT 1	SELECT 0	
0	0	0	System Clock	0	0	0	
0	0	1	Pulse Accumulate	0	0	1	
0	1	0	Event Input	0	1	0	
0	1	1	No Clock Input	0	1	1	
1	0	0	System Clock/4	1	0	0	
1	0	1	System Clock/16	1	0	1	
1	1	0	System Clock/64	1	1	0	
1	1	1	System Clock/256	1	1	1	

For realtime control applications, both the general-purpose timer and the watchdog timer are independently programmable from 16 to 24 bits in length. The 24-bit prescaler/timer generates overflow rates ranging from

13.1 ms with 200 ns timer resolution to 3.35 seconds with 51.2 µs timer resolution (external clock = 20 MHz).

In the **event counter mode**, an external high-to-low transition on the T1EVT pin is used to provide the clock for the internal timers. As shown in Figure 8, the T1EVT input provides the timer clock and is not routed through the prescaler. The T1EVT external clock frequency may not exceed the system clock frequency divided by 2. The general-purpose timer and the watchdog timer are programmable as 16-bit event counters.

In the **pulse accumulate mode**, an external input on the T1EVT pin is used to gate the internal system clock to the internal timers. While T1EVT input is logic one (high), the timers will be clocked at the system clock rate and will accumulate system clock pulses until the T1EVT pin returns to a logic 0. Both the general purpose timer and the watchdog timer are programmable as 16-bit pulse accumulators.




Figure 8. Timer 1 Counter Prescaler



timer 1 general purpose timer

The 16-bit general purpose timer (T1) is composed of a 16-bit resettable counter, a 16-bit compare register and associated compare logic, and a 16-bit register that functions as a capture register in one mode and a compare register in the other mode. The T1 MODE bit selects whether T1 operates in the capture/compare mode or the dual compare mode.




Figure 9. Timer 1 — General Purpose Timer

The counter is a free-running, 16-bit up-counter, clocked by the output of the prescaler/clock source. During initialization the counter is loaded with 0000h and begins its up-count. If the counter is not reset before reaching FFFFh, the counter will roll over to 0000h and continue counting. Upon counter roll-over, the T1 OVRFL INT FLAG is set to 1, and a timer interrupt is generated if the T1 OVRFL INT ENA bit is set to 1.

The counter may be reset to 0000h during counting by either; 1) writing a 1 to the T1 SW RESET bit, 2) a compare equal condition from the dedicated T1 compare function, or 3) an external pulse on the T1IC/CR pin (dual compare mode). The designer may select via software (T1EDGE POLARITY bit) which external transition, low-to-high or high-to-low, on the T1IC/CR pin will cause the counter to be reset.

Special circuitry prevents the 16-bit registers, including the Counter, Compare, or Capture registers, from changing in the middle of a 16-bit read or write operation. When reading a 16-bit register, read the LSB first, then read the MSB. When writing to a 16-bit register, write the MSB first, then write the LSB. The register value will not change between reading or writing the bytes when done in this order.

The timer 1 module has three I/O pins used for the functions shown in the following table. Any of these three pins not used in a timer application may be individually configured as general purpose digital I/O pins by the timer 1 module port control registers (T1PC1 and T1PC2).


Timer 1	Module	I/O Pin	Functions

PIN	DUAL COMPARE MODE	CAPTURE/COMPARE MODE
T1IC/CR	Counter reset input	Input capture input
T1PWM	PWM output	Compare output
T1EVT	External event input or pulse accumulate input	External event input or pulse accumulate input



The **Dual Compare mode** (T1 MODE = 0) provides two compare registers, an external resettable counter, and a timer output pin. These allow the timer to act as an interval timer, a PWM output, simple output toggle, or many other timer functions. The dual compare mode as shown in Figure 10 continuously compares the contents of the two compare registers to the current value of the 16-bit counter. If a timer compare register equals the counter, the circuit sets the associated interrupt flag to 1 and toggles the T1PWM output pin if enabled, and/or generates a Timer 1 interrupt. An output compare equal condition from the dedicated compare register can also initiate a counter reset. A programmable interval timer function, selected by using the compare equal condition to generate a system interrupt and the counter reset function, generates a periodic interrupt.

Either compare function may be used to toggle the T1PWM output pin when a timer compare equal occurs, while the other compare function may be used for another system timing function. Using both compare functions to control the T1PWM pin allows direct PWM generation with minimal CPU software overhead. In typical PWM applications, the compare register is written with the periodic interval and is configured to allow counter reset on compare equal, and the capture/compare register is written with the pulse width to be generated within that interval. The program pulse width may be changed by the application program during the timer operation to alter the PWM output. For high-speed control applications, a minimum pulse width of 200 ns and a period as low as 400 ns can be maintained when using a clock of 20 MHz.



NOTE 4: The numbers on the diagram, such as 4C.0, identify the register and the bit in the peripheral frame. For example, the actual address of 4C.0 is 104Ch, bit 0, in the T1CTL4 register.


Figure 10. Timer 1 - Dual Compare Mode



SPNS016 --- OCTOBER 1991

In addition, a PWM output that is initiated by a transition on an external pin is provided by the timer hardware to support time-critical control applications. Typically, in these applications an external input (T1IC/CR) is used to reset the counter, generate a timer interrupt, and toggle the T1PWM pin to start the PWM output. The compare function will then toggle the output after the programmed pulse width has elapsed. The input edge detect function is enabled under program control by the T1CR DET ENA bit, and upon the next occurrence of the selected edge transition, the T1EDGE INT FLAG bit is set to 1, a timer interrupt is generated (if T1EDGE INT ENA = 1), and the T1PWM output pin is toggled (if T1CR OUT ENA = 1). Selection of the active input transition is under control of T1EDGE POLARITY. In the dual compare mode, the edge detect function must be re-enabled after each valid edge detect.

In the Capture/Compare mode (T1 MODE = 1), T1 is configured to provide one input capture register for external timing and pulse width measurement, and one compare register for use as a programmable interval timer. The compare register in this mode functions the same as in the dual compare mode described above, including the ability to toggle the PWM pin. The capture/compare register functions in this mode as a 16-bit input capture register, as shown in Figure 11. On the occurrence of a valid input on the T1IC/CR pin, the current counter value is loaded into the 16-bit input capture register, the T1EDGE INT FLAG is set to 1, and a timer interrupt is generated (if T1EDGE INT ENA = 1). The input detect function is enabled by the T1EDGE DET ENA bit, with T1EDGE POLARITY selecting the active input transition. In the capture/compare mode, the edge detect function, once enabled, remains enabled following a valid edge detect.



NOTE 4: The numbers on the diagram, such as 4C.0, identify the register and the bit in the peripheral frame. For example, the actual address of 4C.0 is 104Ch, bit 0, in the T1CTL4 register.

Figure 11. Timer 1 — Capture/Compare Mode



SPNS016 -- OCTOBER 1991

timer 1 module, watchdog timer

The watchdog timer, contained in the timer 1 module, is a free-running 16-bit resettable up-counter clocked by the output of the Prescaler/Clock Source. The timer is software configured as either a watchdog timer to protect against system software failures and errors, or as a general purpose timer if the watchdog function is not desired. The 16-bit up-counter is programmable (via the WD OVRFL TAP SEL bit) to set the initial count at either 0000h or 8000h. The current value of the watchdog timer may be read at any time during its operation.

In the watchdog mode [WD OVRFL RST ENA = 1(high)], the timer will generate a system reset if the timer is re-initialized by an incorrect value or if the counter overflows. The required re-initialization frequency is determined by the system clock frequency, the prescaler/clock source selected, and whether the WD OVRFL TAP SEL bit is set for a 15- or a 16-bit counter rollover. With a clock = 20 MHz, the watchdog timer overflow rates range form 6.55 ms to 3.35 seconds. These values are selected prior to entering the watchdog mode because once the software enables the watchdog reset function (WD OVRFL RST ENA set to 1), subsequent writes to these control bits are ignored. Writes to these watchdog control bits can occur only following a powerup reset, which enhances watchdog timer system integrity.

The watchdog timer is re-initialized by writing a predefined value to the watchdog reset key (WDRST) located in the peripheral file. The proper reset key alternates between 55h and AAh, beginning with 55h following the enable of the watchdog reset function. Writes of the correct value must occur prior to the timer overflow period. A write of any value other than the correct predefined value to the watchdog reset key will be interpreted as a lost program and a system reset will be initiated. A watchdog timer overflow or incorrect reset key will set the WD OVRFL INT FLAG bit to 1 and may be interrogated by the program following system reset to determine the source of the reset.

In the non-watchdog mode (WD OVRFL RST ENA = 0), the watchdog timer may be used as an event counter, pulse accumulator, or as an interval timer. In this mode, the system reset function is disabled. The watchdog counter is re-initialized by writing any value to the watchdog reset key (WDRST). When used as an interval timer, the timer overflow interval is determined by the system clock frequency, the prescaler/clock source value selected, and the value of the WD OVRFL TAP SEL bit. If the WD counter is not reset before overflowing, the counter will roll over to either 0000h or 8000h, as determined by the WD OVRFL TAP SEL bit, and continue counting. Upon counter overflow, the WD OVRFL INT FLAG is set to 1 and a timer interrupt is generated if the WD OVRFL INTENA bit set to 1. Alternately, an external input on the T1EVT pin may be used with the watchdog timer to provide an additional 16-bit event counter or pulse accumulator.




Figure 12, Watchdog/General Purpose Timer



Peripheral	FIIo	Framo	Α.	Timer 1	Module	Control	Registeret
renphera	rile	rranne	4.	imiei i	Module	Control	negisters

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
1040h	P040	Bit 15			Counte	er MSB			Bit 8	Ì
1041h	P041	Bit 7			Count	er LSB			Bit 0	T1CNTR
1042h	P042	Bit 15			Compare R	egister MSB			Bit 8	
1043h	P043	Bit 7			Compare R	egister LSB			Bit 0	T1C
1044h	P044	Bit 15		c	apture/Compa	re Register MS	BB		Bit 8	
1045h	P045	Bit 7		C	apture/Compa	re Register LS	В		Bit 0	T1CC
1046h	P046	Bit 15			Watchdog C	ounter MSB			Bit 8	
1047h	P047	Bit 7			Watchdog C	ounter LSB			Bit 0	WDCNTR
1048h	P048		Watchdog Reset Key							WDRST
1049h	P049	WD OVRFL TAP SEL‡	WD INPUT SELECT2#	WD INPUT SELECT1‡	WD INPUT SELECTOF	_	T1INPUT SELECT2	T1INPUT SELECT1	T1INPUT SELECT0	T1CTL1
104Ah	P04A	WD OVRFL RST ENA‡	WD OVRFL INT ENA	WD OVRFL INT FLAG	T1 OVRFL INT ENA	T1 OVRFL INT FLAG	_	-	T1 SW RESET	T1CTL2
Mode:	Dual C	ompare								_
104Bh	P04B	T1EDGE INT FLAG	T1C2 INT FLAG	T1C1 INT FLAG		_	T1EDGE INT ENA	T1C2 INT ENA	T1C1 INT ENA	T1CTL3
104Ch	P04C	T1 MODE ≈ 0	T1C1 OUT ENA	T1C2 OUT ENA	T1C1 RST ENA	T1CR OUT ENA	T1EDGE POLARITY	T1CR RST ENA	T1EDGE DET ENA	T1CTL4
Mode:	Captu	re/Compare								
104Bh	P04B	T1EDGE INT FLAG		T1C1 INT FLAG	_	_	T1EDGE INT ENA	_	T1C1 INT ENA	T1CTL3
104Ch	P04C	T1 MODE ≈ 1	T1C1 OUT ENA	_	T1C1 RST ENA	and the same of th	T1EDGE POLARITY	_	T1EDGE DET ENA	T1CTL4
										_
104Dh	P04D	_	_	_		T1EVT DATA IN	T1EVT DATA OUT	T1EVT FUNCTION	T1EVT DATA DIR	T1PC1
104Eh	P04E	T1PWM DATA IN	T1PWM DATA OUT	T1PWM FUNCTION	T1PWM DATA DIR	T1IC/CR DATA IN	T1IC/CR DATA OUT	T1IC/CR FUNCTION	T1IC/CR DATA DIR	T1PC2
104Fh	P04F	T1 STEST	T1 PRIORITY	-			_	_		T1PRI

The formulas in Figure 13 show the calculations for the resulting time, given values in the compare registers T1C and T1CC.

time =
$$\left(\frac{4}{\text{CLKIN}}\right)$$
 (prescale) (compare + 1)
or
time = t_c (prescale) (compare + 1)

Figure 13. Timer 1 Compare Register Formulas



[†] Privileged bits are shown in **bold typeface.**‡ Once the WD OVRFL RST ENA bit is set, these bits cannot be changed until after a full power-down cycle has been completed.

timer 2 module

Timer 2 consists of a clock source block and a 16-bit general purpose timer that provides the event count, input capture, and compare functions.




Figure 14. Timer 2 Module Block Diagram

timer 2 clock source

The clock source input for the general purpose timer is configured by the T2 INPUT SELECT control bits of the T2CTL1 control register. The four programmable clock sources for the general purpose counter are system clock, pulse accumulate, event input, or no clock input (counter stopped). When using the system clock input, the 16-bit timer generates an overflow rate of 13.1 ms with 200 ns resolution (clock = 20 MHz).

In the **event counter mode**, the general purpose timer is programmable as a 16-bit event counter. An external low-to-high transition on the T2EVT pin is used to provide the clock for the internal timer. The T2EVT external clock frequency may not exceed the system clock frequency divided by 2.

In the **pulse accumulate mode**, the general purpose timer is programmable as a 16-bit pulse accumulator. An external input on the T2EVT pin is used to gate the internal system clock to the internal timers. While T2EVT input is logic 1, the timers will be clocked at the system clock rate and will count system clock pulses until the T2EVT pin returns to logic zero.




Figure 15. Timer 2 Clock Select



SPNS016 -- OCTOBER 1991

timer 2 general purpose timer

The 16-bit general purpose timer, T2, is composed of a 16-bit resettable counter, a 16-bit compare register with associated compare logic, a 16-bit capture register, and a 16-bit register that functions as a capture register in one mode and a compare register in the other mode. The T2 MODE bit selects whether T2 operates in the dual compare mode or the Dual Capture mode.

The counter is a free-running 16-bit up-counter, clocked by the system clock, external event, or system clock while external event active (pulse accumulate). During initialization, the counter is loaded with 0000h and begins its up-count. If the counter is not reset before reaching FFFFh, the counter will roll over to 0000h and continue counting. Upon counter roll-over, the T2_OVRFLINT FLAG is set to 1, and a timer interrupt is generated if the T2_OVRFLINT ENA bit is set to 1.

The counter may be reset to 0000h during counting by either; 1) writing a 1 (high) to the T2 SW RESET bit, 2) a compare equal condition from the dedicated T2 compare function, or 3) an external pulse on the T2IC1/CR pin (Dual Compare mode). The designer may select via software (T2CR POLARITY bit) which external transition, low-to-high or high-to-low, on the T2IC1/CR pin will cause the counter to be reset.

Special circuitry prevents the 16-bit registers, including the Counter, Compare, or Capture registers, from changing in the middle of a 16-bit read or write operation. When reading a 16-bit register, read the LSB first, then read the MSB. When writing to a 16-bit register, write the MSB first, then write the LSB. The register value will not change between reading or writing the bytes when done in this order.

Timer 2 has three I/O pins used for functions as shown in the table below. Any of these three pins not used in a timer application may be individually configured as general purpose digital I/O pins by the Timer 2 port control registers (T2PC1 and T2PC2).

Timer 2 I/0 Pin Functions

PIN	DUAL COMPARE MODE	CAPTURE/COMPARE MODE		
T2IC1/CR T2IC2/PWM T2EVT	PWM output.	Input Capture 1 input. Input Capture 2 input, External event input or pulse accumulate input.		

The **Dual Compare mode** (T2 MODE = 0) provides two compare registers, an external resettable counter, and a timer output pin. These allow the timer to act as a interval timer, a PWM output, simple output toggle, or many other timer functions. In this mode, the capture/compare register functions as a 16-bit read/write compare register, as shown in Figure 16. The operation of T2 is identical to T1 while operating in the dual compare mode.

In the **Dual Capture mode** (T2 MODE = 1), T2 is configured to provide one compare register for use as a programmable interval timer, and two input capture registers for external input timing and pulse width measurement. In this mode the capture/compare register functions as a 16-bit input capture register, as shown in Figure 17. Each capture input pin (T2IC1/CR and T2IC2/PWM) has an input edge detect function enabled by the associated DET ENA control bit, with the associated POLARITY bit selecting the active input transition. On the occurrence of a valid input on the T2IC1/CR or T2IC2/PWM pin, the current counter value is loaded into the 16-bit capture/compare and 16-bit input capture register, respectively. In addition, the respective input capture INT FLAG is set to 1 and a timer interrupt is generated if the respective INT ENA is set to 1.




Figure 16. Timer 2 - Dual Compare Mode




Figure 17. Timer 2 - Dual Capture Mode



Peripheral	File	Frame	6.	Timer	2	Module	Control	Registers†
ronphicial	1 110	, i aiiic	υ.	111111111111111111111111111111111111111	~	MOUNT	COHOLO	Hemoteror

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
1060h	P060	Bit 15			T2 Count	er MSB			Bit 8	T2CNTR
1061h	P061	Bit 7			T2 Coun	ter LSB			Bit 0	IZUNIA
1062h	P062	'Bit 15			T2 Compare F	Register MSB			Bit 8	T2C
1063h	P063	Bit 7			T2 Compare F	Register LSB			Bit 0	120
1064h	P064	Bit 15		T2 (Capture/Compa	re Register M	SB		Bit 8	T2CC
1065h	P065	Bit 7		T2	Capture/Compa	are Register L	SB		Bit 0	1200
1066h	P066	Bit 15			T2 Capture Re	gister 2 MSB			Bit 8	T2IC
1067h	P067	Bit 7			T2 Capture Re	gister 2 LSB			Bit 0	1210
1068h 1069h	P068 P069				Rese	ved				
106Ah	P06A	_	_	_	T2 OVRFL INT ENA	T2 OVRFL INT FLAG	T2 INPUT SELECT1	T2 INPUT SELECT0	T2 SW RESET	T2CTL1
Mode:	Dual C	ompare								
106Bh	P06B	T2EDGE1 INT FLAG	T2C2 INT FLAG	T2C1 INT FLAG		-	T2EDGE1 INT ENA	T2C2 INT ENA	T2C1 INT ENA	T2CTL2
.106Ch	P06C	T2 MODE = 0	T2C1 OUT ENA	T2C1 OUT ENA	T2C2 OUT ENA	T2C1 RST ENA	T2EDGE1 POLARITY	T2EDGE1 RST ENA	T2EDGE1 DET ENA	T2CTL3
Mode:	Duai C	apture								
106Bh	P06B	T2EDGE1 INT FLAG	T2EDGE2 INT FLAG	T2C1 INT FLAG	<i>,</i> —	_	T2EDGE1 INT ENA	T2EDGE2 INT ENA	T2C1 INT ENA	T2CTL2
106Ch	P06C	T2 MODE = 1	_	_	T2C1 RST ENA	T2EDGE2 POLARITY	T2EDGE1 POLARITY	T2EDGE2 DET ENA	T2EDGE1 DET ENA	T2CTL3
106Dh	P06D	-	-		_	T2EVT DATA IN	T2EVT DATA OUT	T2EVT FUNCTION	T2EVT DATA DIR	T2PC1
106Eh	P06E	T2IC2/PWM DATA IN	T2IC2/PWM DATA OUT	T2IC2/PWM FUNCTION	T2IC2/PWM DATA DIR	T2IC1/CR DATA IN	T2IC1/CR DATA OUT	T2IC1/CR FUNCTION	T2IC1/CR DATA DIR	T2PC2
106Fh	P06F	T2 STEST	T2 PRIORITY	_	_	_	_	_	_	T2PRI

[†] Privileged bits are shown in **bold typeface**.

The formulas in Figure 18 show the calculations for the resulting time, given values in the compare registers T2C and T2CC.

$$\begin{array}{ll} \text{time} &= \left(\frac{4}{\text{CLKIN}}\right) \text{ (prescale) (compare } + \text{ 1)} \\ & \text{or} \\ \\ & \text{time} = t_c \text{ (prescale) (compare } + \text{ 1)} \end{array}$$


Figure 18. Timer 2 Compare Register Formulas



serial communications Interface (SCI)

The Serial Communications Interface (SCI) is a full-duplex serial I/O port that supports standard NRZ serial communications in a programmed data format (start bit, 1 to 8 data bits, parity even/odd/off, one or two stop bits) at a variety of programmable baud rates. High-speed isosynchronous communications, as well as standard asynchronous communications, are supported for interfacing to peripheral devices. The isosynchronous communications mode combines features of the asynchronous mode with a synchronicing clock signal. The isosynchronous mode has the same format as the asynchronous mode using start, stop, parity, and data bits, but it it uses one serial clock cycle per bit to achieve a much higher transmission speed. Multiprocessor communications using idle line wake-up and address bit wake-up protocols are also supported by the SCI transmit and receive hardware.

As shown in Figure 19, the SCI receiver and transmitter are double buffered to reduce the possibility of overwriting data prior to the previous data being read or transmitted from the SCI.




Flgure 19. SCI Block Dlagram

The SCI provides independent interrupt requests and vectors for the receiver and transmitter. Interrupts requested by the SCI receiver and SCI transmitter can be software programmed onto different priority levels by the SCI RX PRIORITY and SCI TX PRIORITY control bits. When SCI interrupt requests are made on the same level, the receiver always has higher priority than the transmitter to reduce the possibility of receiver overrun. An SCI TXINT interrupt is asserted whenever TXBUF is transferred to TXSHF. An SCI RXINT interrupt is asserted whenever the SCI receives a complete frame (RXSHF transfers to RXBUF) or when a break detect condition occurs (SCIRXD is low for 10 bit periods following a stop bit).



If the TMS370Cx4x has been placed in HALT or STANDBY low-power mode with the SCI RX INT ENA bit = 1 (high), the detection of the start bit (one-to-zero transition) by the SCI receiver initiates receipt of the SCI input, exits the low power mode, activates the microcontroller (CPU, clocks, on-chip peripherals), and initiates execution of the SCI RXINT interrupt service routine. To ensure valid data receipt of the first frame, the baud rate must be slow enough for the SCI to sample for a valid start bit after exiting from the power down mode, or the first data byte must be ignored.

The SCI transmitter and receiver are functionally independent to support full-duplex communications; however, they use the same data format, baud rate, communications mode, and multiprocessor communications protocol. The SCICCR control register selects the transmit and receive data format. Figure 20 shows the SCI data format of one frame of information, which consists of an idle line (logic 1), one start bit (logic 0), one to eight data bits, an address bit (if in address bit wake-up mode), a parity bit (if enabled), and one or two stop bits (logic 1). The character length of one to eight data bits is selected by the SCI CHAR2, SCI CHAR1, and SCI CHAR0 control bits. Parity on/off is selected by PARITY ENABLE with the EVEN/ODD PARITY bit selecting the type. Parity generation and verification is performed in the SCI hardware, requiring no CPU calculation overhead. One or two stop bits for transmission are selected by the STOP BITS control bit. The receiver checks for one stop bit on incoming data.




Frame Options:

1 to 8 Data Bits Even, Odd, No Parity 1-2 Stop Bits

Figure 20. Frame Formats

The SCI communications mode is selected by the ASYNC/ISOSYNC control bit. The transmit and receive data format as described above are identical in both communication modes. In the **asynchronous mode** (ASYNC/ISOSYNC = 1), the external communications interface consists of the SCITXD and SCIRXD pins with an optional SCICLK input for driving the internal SCICLK. The transmit baud rate is 1/16 that of the SCICLK frequency. The receiver internally samples the data input at 16 times the bit rate. The receiver uses majority vote sampling on the seventh, eighth, and ninth SCICLK periods to determine the value of the start bit, data bits, parity, and first stop bit. Asynchronous data rates are supported up to 156K baud (SYSCLK/2²¹ to SYSCLK/3²) at 20 MHz.





SPNS016 - OCTOBER 1991

The Isosynchronous mode (ASYNC/ISOSYNC = 0) has the same format as the asynchronous mode, consisting of a start bit, one to eight data bits, an even/odd/no parity bit, and one or two stop bits, but uses an additional synchronizing clock to support high speed serial communications. The external system interface consists of the SCITXD and SCIRXD pins and a continuous synchronizing clock on on the SCICLK pin. Isosynchronous transmit and receive data is clocked at a rate equal to the SCICLK rate, and receiver values are read on a single sample basis. Isosynchronous data rates with synchronizing SCICLK are supported up to 2.5M baud (SYSCLK/2) at 20 MHz.




Figure 22. Isosynchronous Mode

The CLOCK bit in SCICTL determines whether the SCI clocking signal comes in from an external source through the SCICLK pin or goes out through SCICLK after generation in the integral baud rate timer. The isosynchronous mode baud rate equals the SCICLK rate; the asynchronous mode baud rate 1/16 the SCICLK rate. The maximum frequency of an external clock source can be no greater than 1/10 the system clock frequency. The frequency of the SCICLK when generated by the internal baud rate timer given by the formula.

$$SCICLK = \frac{CLKIN}{8(Baud Rate Reg + 1)}$$

The baud rate using the internal clock equals the SCICLK rate in the isosynchronous mode and equals 1/16 the SCICLK in the asynchronous mode. The 16-bit baud rate register allows the selection of many different standard baud rates.

Asynchronous Baud Rate =
$$\frac{\text{CLKIN}}{128(\text{Baud Rate Reg + 1})}$$

Isosynchronous Baud Rate =
$$\frac{\text{CLKIN}}{8(\text{Baud Rate Reg} + 1)}$$

NOTE

When an external serial clock signal is used, the maximum SCICLK frequency is CLKIN/40.



SPNS016 -- OCTOBER 1991

In both asynchronous and isosynchronous modes, if the transmitter is enabled (TXENA = 1), SCI transmission is initiated following a CPU write to the TXBUF register. This sets TX EMPTY to 0; TXSHF is loaded from TXBUF, TXRDY flag is set to 1, and if SCITX INT ENA is set to 1, SCI transmit interrupt (TXINT) will be asserted. Another write may then be performed to the TXBUF; if not, the transmitter idles (SCITXD outputs continuous high), and TX EMPTY is set to 1 (both TXBUF and TXSHF are empty) until the next write to TXBUF.

In both asynchronous and isosynchronous modes, when a frame is fully received, RXBUF is loaded from RXSHF, the error status bits are set accordingly, RXRDY flag is set to 1, and if SCI RX INT ENA is set to 1, an SCI receiver interrupt (RXINT) will be asserted. The SCI receiver performs extensive error checking during data bit reception and provides individual error flags for parity error (PE), overrun error (OE), framing error (FE), and break detect (BRKDT) for application program querying.

The SCI supports two multiprocessor communication formats to allow efficient transfer of information between many microcontrollers on the same serial data link. Information is typically transferred as a block of data from a source to a destination, with the destination address identified at the beginning of the block. The SCI has the ability to inhibit all SCI receiver flags and interrupts until a start of a block of data (a destination address) is identified. When a block start is identified, the SCI initiates the following sequence for both multiprocessor communication formats:

- The serial port wakes up at the start of the block and receives the first frame (containing the destination address).
- 2. A software routine responds to the SCI receiver interrupt and checks the incoming byte against its address byte stored in memory.
- If the block is addressed to the microcontroller, the SCI remains active and the CPU reads the rest of the block. If the address does not compare, the software routine puts the serial port to sleep and the SCI will inhibit all SCI receiver flags and interrupts until the next block start.

To provide system flexibility, the SCI, in both asynchronous and isosynchronous modes, recognizes the idle line wake-up and address bit wake-up multiprocessor protocols. The multiprocessor protocol is selected by the ADDRESS/IDLE WUP control bit in the SCICCR register. Both protocols use the SLEEP and TXWAKE bits to control the receive and transmit features of the wake-up mode, and the RXWAKE status bit to provide the receiver wake-up condition.

In Idle line wake-up, blocks are separated by having a longer idle time (logic one) between the blocks than between frames within the blocks. As shown in Figure 23, an idle time of 10 or more bits after a frame indicates a start of a new block and wakes up all receivers. Under software control, all receivers that do not recognize the address in the first frame of the message ignore the rest of the message and await the next idle line. The SCI transmitter allows an idle time of exactly one frame to be transmitted to indicate the start of the next block to maintain serial data link efficiency by minimizing the idle time between block starts. Idle line wake-up protocol has no overhead within the message frames and is typically used when transferring large blocks of data.




Figure 23. Idle Line Multiprocessor Mode

In address bit wake-up, each frame has an extra bit, the ADDR/DATA bit, positioned just before the parity bit (if used). As shown in Figure 24, block starts are distinguished by the ADDR/DATA bit set to 1 in the first frame of the block and all subsequent frames of the block have the ADDR/DATA bit set to 0. The start of the next block is identified by the next frame that has a 1 in ADDR/DATA. The idle line time is irrelevant in this protocol. All receivers wake up upon receiving a frame with ADDR/DATA set to 1. Under software control, all receivers that do not recognize their address in the first frame of the message ignore the rest of the message and await the next active ADDR/DATA bit. Address bit wake-up protocol eliminates interblock gaps and is efficient in transferring many small blocks of data.




Figure 24. Address Bit Multiprocessor Mode



SPNS016 - OCTOBER 1991

Peripheral File Frame 5: Serial Communication Interface (SCI) Control Registers†

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
1050h	P050	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	ASYNC/ ISOSYNC	ADDRESS IDLE WUP	SCI CHAR2	SCI CHAR1	SCI CHAR0	SCICCR
1051h	P051	_	-	SCI SW RESET	CLOCK	TXWAKE	SLEEP	TXENA	RXENA	SCICTL
1052h	P052	Bit 15		В	aud Rate Selec	ct Register MS	BB		Bit 8	BAUD MSB
1053h	P053	Bit 7		В	aud Rate Sele	ct Register LS	В		Bit 0	BAUD LSB
1054h	P054	TXRDY	TX EMPTY	_	_	_	_	_	SCITX INT ENA	TXCTL
1055h	P055	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	SCI RX INT ENA	RXCTL
1056h	P056		Reserved							
1057h	P057		Receive Data Buffer Register						RXBUF	
1058h	P058				Rese	erved				
1059h	P059				Transmit Data	Buffer Registe	er			TXBUF
105Ah	P05A									
105Bh	P05B				Rese	erved				
105Ch	P05C									
105Dh	P05D	_		-	-,	SCICLK DATA IN	SCICLK DATA OUT	SCICLK FUNCTION	SCICLK DATA DIR	SCIPC1
105Eh	P05E	SCI TXD DATA IN	SCITXD DATA OUT	SCITXD FUNC- TION	SCI TXD DATA DIR	SCI RXD DATA IN	SCI RXD DATA OUT	SCI RXD FUNCTION	SCI RXD DATA DIR	SCIPC2
105Fh	P05F	SCI STEST	SCI TX PRIORITY	SCI RX PRIORITY	SCI ESPEN	_	_		_	SCIPRI

[†] Privileged bits are shown in bold typeface.

analog-to-digital converter

The 8-bit analog-to-digital (A/D) converter provides the designer with eight multiplexed analog input channels for the 44-pin device and four multiplexed analog input channels for the 40-pin device. The A/D converter has internal sample and hold circuitry and uses a successive approximation conversion technique. The accuracy of the A/D conversion process is increased by providing separate analog positive supply and analog ground input pins ($V_{\rm CC3}$ and $V_{\rm SS3}$). The $V_{\rm SS3}$ pin also provides the low reference voltage input for the conversion process.




Figure 25. A/D Converter Block Diagram

The A/D converter high reference voltage input is software selectable as one of eight positive reference inputs, as shown in the table below. The A/D conversion process is ratiometric, using $V_{\rm SS3}$ and the software-selected high-reference voltage input as the limits for the selected analog input channel. An input voltage equal to or greater than the high reference input converts to FFh (full scale) with no overflow. An input voltage equal to or less than $V_{\rm SS3}$ converts to 00h. Ratiometric conversions allow analog inputs to be scaled against selected high reference inputs to achieve the greatest accuracy.

	A/D INPUT		ANALOG
SEL2	SEL1	SEL0	INPUT CHANNEL
0	0	0	ANOT
0	0	1	AN1†
0	1	0	AN2
0	1	1	AN3
- 1	0	0	AN4†
1	0	1	AN5†
1	1	0	AN6
1	1	1	AN7

ı	REFER	ENCE VO	LTAGE	HIGH REFERENCE
	SEL2	SEL1	SEL0	INPUT
ſ	0	0	0	V _{CC3}
ļ	0	0	1	AN1‡
ı	0	1	0	AN2
ı	0	1	1	AN3
ı	1	0	0	AN4‡
١	1	0	1	AN5‡
ı	1	1	0	AN6
l	1	1	1	AN7



SPNS016 - OCTOBER 1991

† On the 40-pin devices AN0, AN1, AN4, and AN5 are not implemented.

‡ Cannot be used as a reference channels on 40-pin devices.

The four analog pins (AN0, AN1, AN4 and AN5) that are not implemented on the 40-pin parts are connected to GND internally. If these pins are read as a digital input they will read 0. If they are read as an analog channel they will read 00. Channels AN1, AN4 and AN5 may not be used as the reference channel since V_{ref} must be a minimum of 2.5 volts.

To read an A/D channel:

- 1. Write to the ADCTL peripheral file control register to:
 - Select the high reference voltage input (ADCTL.5-3).
 - Select the analog input channel for conversion (ADCTL.2-0).
 - Set the SAMPLE START bit to 1 (ADCTL.6).
- 2. Wait for the sample time to elapse.
- 3. Write to the ADCTL peripheral file control register to:
 - Set the CONVERT START bit to 1 and leave SAMPLE START bit set to 1.
- 4. Wait for either the interrupt flag to be set or the A/D interrupt to occur.
- 5. Read the conversion value from ADDATA when AD INT FLAG is set to 1 or the A/D interrupt occurs.
- 6. Clear the Interrupt flag (ADSTAT.1).

To provide the designer with the flexibility to optimize the A/D conversion process with both high and low impedance sources, the sample time is independently defined by the application program. At the completion of the sample time, the conversion is initiated by settling the CONVERT START and SAMPLE START bits to 1. Eighteen clock cycles after the CONVERT START bit is set to 1, the CONVERT START and SAMPLE START bits will both be set to 0 by the A/D converter, indicating the conversion has started and the analog input signal can be removed. The AD READY bit is set to 0 by the A/D converter to indicate a conversion is in progress. The conversion is complete 164 system clock cycles after it is initiated by setting the CONVERT START bit to 1, and the result is located in the ADDATA result register. Upon completion of the conversion, the AD INT FLAG bit is set, and if the AD INT ENA bit is set to 1 an interrupt will be asserted.

The A/D converter has eight bits of resolution with absolution with absolute accuracy of plus or minus one LSB, with (High Reference Voltage - V_{SS3}) = 5 V.

To maximize I/O control capability, all analog input pins not used for an analog input or high reference voltage input may be individually configured as general purpose digital input pins. The control and input data values are contained in the ADENA and ADIN peripheral file control registers.

Peripheral File Frame 7: A-to-D Converter Control Registers†

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
1070h	P070	CONVERT START	SAMPLE START	REF VOLT SELECT2	REF VOLT SELECT1	REF VOLT SELECTO	AD INPUT SELECT2	AD INPUT SELECT1	AD INPUT SELECTO	ADCTL
1071h	P071	ente					AD READY	AD INT FLAG	AD INT ENA	ADSTAT
1072h	P072		A-to-D Conversion Data Register						ADDATA	
1073h	P073		The state of the s							
to	to				Rese	erved				
107Ch	P07C								1	
107Dh	P07D		Port E Data Input Register						ADIN	
107Eh	P07E									ADENA



SPNS016 -- OCTOBER 1991

107Fh	P07F	AD STEST	AD PRIORITY	AD ESPEN	 _	_	_	_	ADPRI

† Privileged bits are shown in **bold typeface**.

SPNS016 -- OCTOBER 1991

Instruction set

The TMS370Cx4x family instruction set consists of 64 instructions that control input, output, data manipulations, data comparisons, and program flow. The instruction set is supported with 14 addressing modes to provide the flexibility to optimize programs to the user's applications. For example, the MOV instruction has 27 operand combinations supported by its addressing modes.

ADDRESSING MODE	E	XAMPLE	OPERATION
GENERAL: Implied Register Peripheral Immediate PC Relative Stack Pointer Relative	LDSP MOV MOV ADD JMP MOV	R5,R4 P025,A #123,R23 offset 2(SP),(A)	$ \begin{array}{c} (B) \to (SP) \\ (R5) \to (R4) \\ (1025) \to A \\ 123 + (R3) \to (R3) \\ PCN + offset \to (PC) \\ (2 + (SP)) \to (A) \\ \end{array} $
EXTENDED: Absolute Direct Absolute Indexed Absolute Indirect Absolute Offset Indirect Relative Direct Relative Indexed Relative Indexed Relative Indirect Relative Offset Indirect	MOV MOV MOV MOV JMPL JMPL JMPL JMPL	A,1234 1234(B),A @R4,A 12(R4),A 1234 1234(B) @R4 12(R4)	$(A) \rightarrow (1234)$ $(1234 + (B)) \rightarrow (A)$ $((R3:R4)) \rightarrow (A)$ $(12 + (R3:R4)) \rightarrow (A)$ $PCN + 1234 \rightarrow (PC)$ $PCN + 1234 \rightarrow (B) \rightarrow (PC)$ $PCN + (R3:R4) \rightarrow (PC)$ $PCN + (R3:R4) \rightarrow (PC)$

PCN = 16-bit address of next instruction.

The CPU controls instruction execution by executing microinstructions from a dedicated control memory at a rate of one microinstruction per internal system clock cycle, t_c. The number of system clock cycles required to execute one assembly language instruction varies depending on the instruction complexity, operand addressing mode, and number of wait states. Instruction execution times are stated in terms of the number of internal system clock cycles per instruction. Instruction execution times vary from 5 to 63 internal system clock cycles, with most instructions requiring less than 10 cycles to complete.

Similarly, the number of bytes of program memory required to store an instruction will vary with instruction complexity and addressing mode. TMS370 instructions require from one to five bytes of program memory space, with most instructions occupying one or two bytes.

The table *TMS370 Instruction Set Summary*, beginning on page 39, shows the instruction set, the addressing modes, the program memory byte length, and the execution cycle count for each instruction. The addressing mode entries are in the format of BYTE LENGTH/CYCLE COUNT. The following symbols and abbreviations are used:

SYMBOL DEFINITION	SYMBOL DEFINITION
s Source Operand A Register A or R0 in Register File Rs Source Register in Register File Ps Source Register in Peripheral File Rps Source Register Pair (Rn, Rn-1) Rp General Purpose Register Pair iop8 8-bit Immediate Operand off8 8-bit Signed Offset (label – PCN) PC Program Counter SP Stack Pointer # Immediate Operand C Status Register Carry Bit () Contents of	d/D Destination Operand (8-bit/16-bit) B Register B or R1 in Register File Rd Destination Register in Register File Pd Destination Register in Peripheral File Destination Register Pair (Rn, Rn-1) label iop16 16-bit Label iop16 16-bit Immediate Operand off16 16-bit Signed Offset PCN 16-bit Address of Next Instruction ST Status Register @ Extended Addressing Operand (Direct, Indirect, Indexed) → Is Assigned to



⁽x) = Contents of memory at address x.

⁽⁽x)) = Contents of memory location designated by contents at address x.

SPNS016 - OCTOBER 1991

TMS370 Instruction Set Summary

Γ		T						MODES	 	,			
1 0	PERATION	 	DIREC	CT		T		EXTEN			Γ	DESCRIPTION	
		A	В	Rd	Pd	iabei	@Rp	label(B)	off8(Ap)	off8(SP)	OTHER		
ADC	B, Rs, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8				,				Add with Carry $(s) + (d) + (C) \rightarrow (d)$	
ADD	B, Re, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9								Add $(s) + (d) \rightarrow (d)$	
AND	A, B, Rs, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8	2/9 2/9 3/1							And (s) .AND. (d) \rightarrow (d)	
BR					0	3/9	2/8	3/11	4/16			Branch; D → (PC)	
втлоф	A,,off8				3/1							Bit Test and Jump If One	
	B,,off8	2/10			3/1							If (s) .AND. (d) ≠ 0 then	
	Rs,,off8 #lop8,,off8	3/9 3/8	3/9 3/8	4/11 4/1 0	4/11							PCN + offset → (PC)	
BTJZŤ	A,,off8				3/1 0							Bit Test and Jump If Zero	
	B,,off8	2/10			3/1 0							If (s).AND.(not d) ≠ 0 then	
	Rs,,off8 #iop8,,off8	3/9 3/8	3/9 3/8	4/11 4/1 0	4/11					,		PCN + offset → (PC)	
CALL						3/13	2/12	3/15	4/20			Call; Push PCN, D \rightarrow (PC)	
CALLR	Things.					3/15	2/14	3/17	4/22			Call Relative Push PCN, PCN + (d) → (PC)	
CLR	_	1/8	1/8	2/6								Clear; $0 \rightarrow (d)$	
CLRC											1/19	Clear Carry; 0 → (C)	
CMP	,A B, Rs, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8		3/11	2/10	3/13	4/18	2/8		Compare (d) – (s) computed and Status Register flags set	
CMPBIT				3/8	3/1 0							Complement Bit	
CMPL	_	1/8	1/8	2/6								Twos complement; $0100h - (s) \rightarrow (d)$	
DAC	B, Rs, #lop8,	1/10 2/9 2/8	2/9 2/8	3/11 3/1 0								Decimal Add with Carry $(s) + (d) + (C) \rightarrow (d) (BCD)$	
DEC	ennes.	1/8	1/8	2/6								Decrement; (d) $-1 \rightarrow$ (d)	
DINT											2/6	Disable Interrupt; $00 \rightarrow (ST)$	
DIV	Rs,	3/55/63‡										Integer Divide; 16 by 8-bit	
	~	L	لــــا					i				A:B/Rs → A(=quo), B(=rem)	



SPNS016 -- OCTOBER 1991

									# cycles depends on operands
DJNZŤ	,off8	2/10	2/1	3/8	l				Decrement and Jump If Not 0
			0		l				(d) – 1 → (d); if (d) .NE. 0
		ĺ			1	1	j		then PCN + offset → (PC)

[†] Add 2 to cycle count if jump is taken. ‡ Actual number of cycles is 14 if the quotient is greater than 8 bits (overflow condition).

TMS370 Instruction Set Summary (continued)

	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	T			,	DDRE	SSING	MODES				
0	PERATION		DIREC	T				EXTEN	DED		OTHER	DESCRIPTION
		Α	В	Rd	Pd	label	@Rp	label(B)	off8(Rp)	off8(SP)	UINER	
DSB	В,	1/10										Decimal Subtract with Borrow
	RS,	2/9	2/9	3/11	1							(d) – (s) – 1 + (C) → (d) (BCD)
	#iop8,	2/8	2/8	3/1 0								
EINT											2/6	Enable Interrupts; 0Ch → (ST)
EINTH											2/6	EINT High Priority; 04h → (ST)
EINTL											2/6	EINT Low Priority; 08h → (ST)
IDLE											1/6	Idle Until Interrupt, Low Power entry
INC	-	1/8	1/8	2/6								Increment; (d) + 1 → (d)
INCW	#off8,			3/11								Increment Word (Rp) + offset → (Rp)
INV		1/8	1/8	2/6								Invert; .NOT. (d) $\rightarrow$ (d)
JMP	-										2/7	Jump; PCN + offset8 → (PC)
JMPL						3/9	2/8	3/11	4/16			Jump; PCN + (D) $\rightarrow$ (PC)
Jendt JN JZ JC JPZ JPZ JNZ JNC JV JMV JGE JL JLG JLE JLO JHS	_			4/1 0	4/11						2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5	Jump Conditional Negative Zero Carry Positive or Zero Negative or Zero No Carry Overflow, signed No Overflow, signed Greater Than or Equal, signed Less Than, signed Greater Than, Signed Less Than or Equal, signed Lower Value Higher or Same
JBIT1†	_			4/1	4/11							Jump if Bit = 1
LDSP				0	i d						1/7	Load Stack Pointer; (B) → (SP)
LDST	#iop8										2/6	Load ST Register; (s) → (SP)

SPNS016 -- OCTOBER 1991

MOV	Α,		1/9	2/7	2/8	3/10	2/9	3/12	4/17	2/7	Move; (s) → (d)
	<del>,</del> А В	1/8	1/8	2/7	2/8 2/8	3/10	2/9	3/12	4/17	2/7	l I
	Rs	2/7	2/7	3/9	3/1						1
	Ps,	2/8	2/8	3/1	ő						l l
	#lop8,	2/6	2/6	0	1						l · l
		İ	ł	3/8	3/1						l ·
			l	l	0						1 1
MOVW	Rps,		ĺ	3/1	1						Move Word; 16-bit operands
	#lop16,	l .	l	2							(s) → (d)
	#iop16(B), #off8(Rp),			4/1	ŀ						l l
	#0110(Hp),		į .	4/1							l I
		ŀ	i i	5							l .
		l	ł	5/2	ļ.						ł ľ
			ĺ	0	l						[ [

[†] Add 2 to cycle count if jump is taken.

# TMS370 Instruction Set Summary (concluded)

		I			-	DDRE	SSING	MODES				
0	PERATION	ļ	DIREC	т				EXTEN	DED			DESCRIPTION
		Α	В	Rd	Pd	label	@Rp	label(B)	off8(Rp)	off8(SP)	OTHER	
MPY	B, RS, #iop8,	1/47 2/46 2/45	2/4 6 2/4 5	3/4 8 3/4 7								$\begin{aligned} & \text{Multiply} \\ & (s) \times (d) \longrightarrow (A:B) \\ & A = MSB, B = LSB \end{aligned}$
NOP		1									1/7	NOP; (PC) +1 → (PC)
OR	A, B, Rs, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8	2/9 2/9 3/1 0							OR (s) .OR. (d) → (d)
POP	-	1/9	1/9	2/7	ľ						1/8	Pop Top of Stack $((SP)) \rightarrow (d); (SP) - 1 \rightarrow (SP)$
PUSH RL	_	1/9	1/9	2/7							1/8	Push onto Stack (SP) + 1 → (SP); (s) → ((SP)) Rotate Left
RLC		1/8	1/8	2/6 2/6		1						Rotate Left Through Carry
RR		1/8	1/8	2/6		l						Rotate Right
RRC	_	1/8	1/8	2/6	l	İ	l					Rotate Right Through Carry
RTI											1/12	Return from Interrupt Pop PC, Pop ST
RTS			l			1	1				1/9	Return from Subroutine, Pop PC
SBIT0				3/8	3/1							Set Bit to 0
SBIT1				3/8	0 3/1 0							Set BIT to 1
SETC			İ		•						1/7	Set Carry; A0h → (ST)
SSB	В,	1/8	ł									Subtract with Borrow
	Rs,	2/7	2/7	3/9	1							$(d) - (s) - 1 + (C) \rightarrow (d)$
0700	#iop8,	2/6	2/6	3/8								
STSP	В		l								1/8	Store Stack Pointer; (SP) → (B) Subtract
308	B, Rs,	1/8 2/7	2/7	3/9								(d) – (s) → (d)
	#iop8,	2/6	2/6	3/8								(u) - (s) -> (u)
SWAP	_	1/11	1/11	2/9								Swap Nibbles
TRAPn											1/14	s(7- 4,3-0) → d(3-0,7- 4)  Trap to Subroutine; Push PCN;  Vector n → (PC)
TST	_	1/9	1/1									Test; Set flags from register
хснв	_	1/10	0 1/1 0	2/8								Exchange B; (B) ↔ (d)
XOR	A B	1/8			2/9 2/9							Exclusive OR (s) .XOR. (d) → (d)
	Rs, #lop8,	2/7 2/6	2/7 2/6	3/9 3/8	3/1 0							(5)5.11 (6)



SPNS016 -- OCTOBER 1991

TM	<b>S3</b> 7	70 F	amil	ly OF	CODE	Ins	truct	lon	Maj	)
	1	р	-	т	N	1	B	В	1	F

							F 1	R :	s T	N	1 8	3 B L	E				
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
Γ	0	JMP ra 2/7							INCW #n,Rd 3/11	MOV Ps,A 2/8			CLRC TST A 1/9	MOV A,B 1/9	MOV A,Rd 2/7	15 1/14	LDST n 2/6
	1	JN ra 2/5		MOV A,Pd 2/8			MOV B,Pd 2/8		MOV Rs,Pd 3/10		MÖV Ps,Rd 2/7				MOV B,Rd 2/7	14 1/14	MOV n(SP),A 2/7
	2	JZ ra 2/5	MOV Rs,A· 2/7	MOV #n,A 2/6	MOV Rs,B 2/7	MOV Rs,Rd 3/9	MOV #n,B 2/6	MOV B,A 1/8	MOV #n,Rd 3/8			MOV Ps,Rd 3/10	DEC A 1/8	DEC B 1/8	DEC Rn 2/6	TRAP 13 1/14	MOV A,n(SP) 2/7
S	3	JC ra 2/5	AND Rs,A 2/7	AND #n,A 2/7	AND Rs,B 3/9	AND Rs,Rd 3/9	AND #n,B 2/6	AND B,A 1/8	AND #n,Rd 3/8	AND A,Pd 2/9	AND B,Pd 2/9	AND #n,Pd 3/10	INC A 1/8	1NC B 1/8	INC Rn 2/6	112 1/14	CMP n(SP),A 2/.8
c	4	JP ra 2/5	OR Rs,A 2/7	OR #n,A 2/6	OR Rs,B 2/7	OR Rs,Rd 3/9	OR #n,B 2/6	OR B,A 1/8	OR #n,Rd 3/8	OR A,Pd 2/9	OFI B,Pd 2/9	OR #n,Pd 3/10	INV A 1/8	INV B 1/B	INV Rn 2/6	11 1/14	extend inst,2 opcodes
0	5	JPZ ra 2/5	XOR Rs,A 2/7	XOR #n,A 2/6	XOR Rs,B 2/7	XOR Rs,Rd 3/9	XOR #n,B 2/6	XOR B,A 1/8	XOR #n,Rd 3/8	XOR A,Pd 2/9	XOR B,Pd 2/9	XOR #n,Pd 3/10	CLR A 1/8	CLR B 1/8	CLR Rn 2/6	10 1/14	
N	6	JNZ ra 2/5	BTJO Rs,A 3/9	BTJO #n,A 3/8	BTJO Rs,B 3/9	BTJO Rs,Rd 4/11	BTJO #n,B 3/8	BTJO B,A 2/10	BTJO #n,Rd 4/10	BTJO A,Pd 3/11	BTJO B,Pd 3/10	BTJO #n,Pd 4/11	XCHB A 1/10	XCHB TESTB 1/10	XCHB Rn 2/8	TRAP 9 1/14	1/6
D	7	JNC ra 2/5	BTJZ Rs,A 3/9	BTJZ #n,A 3/8	BTJZ Rs,B 3/9	BTJZ Rs,Rd 4/11	BTJZ #n,B 3/8	B†JZ B,A 2/10	BTJZ #n,Rd 4/10	BTJZ A,Pd 3/10	BTJZ B,Pd 3/10	BTJZ #n,Pd 4/11	SWAP A 1/11	SWAP B 1/11	SWAP Rn 2/9	TRAP 8 1/14	MOV #n,Pd 3/10
	8	JV ra 2/5	ADD Rs,A 2/7	ADD #n,A 2/6	ADD Rs,B 2/7	ADD Rs,Rd 3/9	ADD #n,B 2/6	ADD B,A 1/8	ADD #n,Rd 3/8	MOVW #16,Rd 4/13	MOVW Rs,Rd 3/12	MOVW #16(B),Rd 4/15	PUSH A 1/9	PUSH B 1/9	PUSH Rs 2/7	TRAP 7 1/14	SETC 1/7
N	0	JL ra 2/5	ADC Rs,A 2/7	ADC #n,A 2/6	ADC Rs,B 2/7	ADC Rs,Rd 3/9	ADC #n,B 2/6	ADC B,A 1/8	ADC #n,Rd 3/8	JMPL lab 3/9	JMPL @Rd 2/8	JMPL lab(B) 3/11	POP A 1/9	POP B 1/9	POP Rd 2/7	TRAP 6 1/14	RTS 1/9
В	Α	JLE ra 2/5	SUB Rs,A 2/6	SUB #n,A 2/6	SUB Rs,B 2/7	SUB Rs,Rd 3/9	SUB #n,B 2/6	SUB B.A 1/8	SUB B,A 1/8	MOV lab,A 3/10	MOV @Rs,A 2/9	MOV lab(B),A 3/12	DJNZ A,ra 2/10	DJNŽ B,ra 2/10	DJNZ Pin,ra 3/8	TRAP 5 1/14	ATI 1/12
В	В	JHS ra 2/5	SBB Rs,A 2/7	\$BB #n,A 2/6	SBB Rs,B 2/7	SUB Rs,Rd 3/9	SBB #n,B 2/6	SBB B,A 1/8	SBB #n,Rd 3/8	MOV Alab 3/10	MOV A,@Rd 2/9	MOV A,lab(B) 3/12	COMPL A 1/8	COMPL B 1/8	COMPL Fin 2/6	TRAP 4 1/14	PUSH ST 1/8
L	С	JNV ra 2/5	MPY Rs, A 2/46	MPY #n,A 2/45	MPY Rs,B 2/46	MPY Rs,Rd 2/46	MPY #n,B 2/48	МРҮ В,А 1/47	MPY #n,Rd 3/47	BR lab 3/9	BR @Rd 2/8	BR lab(B) 3/11	RR A 1/8	RR B 1/8	RA Rn 2/6	TRAP 3 1/14	POP ST 1/8
E	D	JGE ra 2/5	CMP Rs,A 2/7	CMP #n,A 2/6	CMP Rs,B 2/7	CMP Rs,Rd 3/9	CMP #n,B 2/6	CMP B,A 1/8	CMP #n,Rd 3/8	Iab,A 3/11	CMP @Rs,A 2/10	CMP lab(B),A 3/13	RRC A 1/8	RAC B 1/8	RHC Rn 2/6	1HAP 2 1/14	1/7
	Ε	JG ra 2/5	DAC Rs,A 2/9	DAC #n,A 2/8	DAC Rs,B 2/9	DAC Rs,Rd 3/11	DAC #n,B 2/8	DAC B,A 1/10	DAC #n,Rd 3/10	CALL lab 3/13	CALL @Rd 2/12	CALL lab(B) 3/15	FiL A 1/8	FIL B 1/8	RL Rn 2/6	1/14	5TSP 1/8
	F	JLO ra 2/5	DSB Rs,A 2/9	DSB #n,A 2/8	DSB Rs,B 2/9	DSB Rs,Rd 3/11	DSB #n,B 2/8	DSB B,A 1/10	DSB #n,Rd 3/10	CALLR lab 3/15	CALLR @Rd 2/14	CALLR lab(B) 3/17	A 1/8	RLC B 1/8	RLC Rn 2/6	1/14	NOP 1/7
١		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F

Second byte of two-byte instructions (F4xx):

ra — relative address
Rn — Register
R — Register containing source byte
Rd — Register containing destination byte
Ps — Peripheral register containing source byte
Pd — Peripheral register containing destination byte
Pn — Peripheral register
#n — Immediate 8-bit number
#16 — Inmediate 16-bit number
#16 — 16-bit label
@Rn — 16-bit address of contents of register pair

:	E	F
8	MOVW n(Rn) 4/15	DIV Rn,A 3/14-63
9	JMPL n(Rn) 4/16	
Α	MOV n(Rn),A 4/17	
В	MOV A,n(Rn) 4/16	
С	BR n(Rn) 4/16	
D	CMP n(Rn) 4/18	
E	CALL n(Rn) 4/20	
F	CALLR n(R) 4/22	
	E	F



SPNS016 - OCTOBER 1991

### development system support

The TMS370 family development support tools include an Assembler, a C-Compiler, a Linker, an In-Circuit emulator (XDS – eXtended Development Support), and a microcontroller programmer.

- Assembler/Linker (Part No. TMDS3740810-02 for PC, Part No. TMDS3740210-08 for VAXTM/ VMSTM Part No. TMDS3740510-09 for Sun-3TM or Sun-4TM)
  - Extensive macro capability.
  - High-speed operation.
  - Format conversion utilities available for popular formats.
- ANSI C-Compiler (Part No. TMDS3740815-02 for PC, Part No. TMDS3740215-08 for VAX[™]/ VMS[™], Part No. TMDS3740515-09 for Sun-3[™] or Sun-4[™])
  - Generates assembly code of the TMS370 that can be easily inspected.
  - The compilation, assembly, and linking steps can all be performed with a single command.
  - Enables the user to directly reference the TMS370's port registers by using a naming convention.
  - Provides flexibility in specifying the storage for data objects.
  - C functions and assembly functions can be easily interfaced.
  - Includes assembler and linker.
- XDX/11 (eXtended Development Support) In-Circuit Emulator
  - Base (Part No. TMDS3761100 For PC, requires cable)
    - Cable for 44-pin PLCC, 40-pin DIP, or shrink DIP (Part No. TMDS3788844)
  - PC-based, window/function-key oriented user interface for ease of use and a rapid learning environment.
  - Symbolic debugging.
  - Execute single/multiple instructions, single/multiple statements, until/while condition, or at full speed until breakpoint.
  - The user needs to provide a regulated 5-V power supply with a 3-A current capability.
- XDS/22 (eXtended Development Support) In-Circuit Emulator
  - Base (Part No. TMDS3762200 For PC, requires cable)
    - Cable for 44-pin PLCC, 40-pin DIP, or shrink DIP (Part No. TMDS3788844)
  - Contains all of the features of the XDS/11 described above but does not require an external power supply.
  - Contains sophisticated breakpoint trace and timing hardware that provides up to 2047 qualified trace samples with symbolic disassembly.
  - Allows breakpoints to be qualified by address and/or data on any type of memory acquisition. Up to four levels of events can be combined to cause a breakpoint.
  - Provides timers for analyzing total and average time in routines.
  - Contains an eight line logic probe for adding visibility of external signals to the breakpoint qualifier and to the trace display.

VMS and VAX are trademarks of Digital Equipment Corporation. Sun-3 and Sun-4 are trademarks of Sun Microsystems. Inc.



SPNS016 - OCTOBER 1991

- Microcontroller Programmer
  - Base (Part No. TMDS3760500 For PC, requires programming head)
    - Single unit head for 44-pin PLCC (Part No. TMDS3780510)
    - Single unit head for 40-pin DIP or shrink DIP (Part No. TMDS3780511)
    - Gang programmer head supports 16 40-pln DIP parts (Part No. TMDS3780525)
    - Gang programmer head supports 16 40-pin shrink DIP parts (Part No. TMDS3780526)
    - Gang programmer head supports 16 44-pln PLCC parts (Part No. TMDS3780524)
  - PC-based, window/function-key oriented user interface for ease of use and a rapid learning environment.
- Design Kit (Part No. TMDS3770110 For PC)
  - Includes TMS370 Application Board and TMS370 Assembler diskette and documentation.
  - Supports quick evaluation of TMS370 functionality.
  - Capability to upload and download code.
  - Capability to execute programs and software routines, and to single-step executable instructions.
  - Software breakpoints to halt program execution at selected addresses.
  - Wire-wrap prototype area.
  - Reverse assembler.
  - Requires adapter for programming 'Cx4x devices.

SPNS016 -- OCTOBER 1991

# 

## recommended operating conditions (see Note 5)

	PA	RAMETER	MIN	NOM	MAX	UNIT
Vcc	Digital logic supply voltage (see No	e 5)	4.5	5	5.5	٧
Vcc	RAM data retention supply voltage	(see Note 6)	3		5.5	٧
V _{СС3}	Analog supply voltage (see Note 5)		4.5	5	5.5	٧
V _{SS3}	Analog supply ground		- 0.3	0	0.3	٧
\/	I am land bank a bank	All pins except MC	Vss		0.8	V
VIL	Low-level input voltage	MC	Vss		0.3	٧
		All pins except MC, XTAL2/CLKIN, and RESET	2		Vcc	
.,		MC (non-WPO mode)	V _{CC} - 0.3		V _{CC+} 0.3	v
VIН	High-level input voltage	XTAL2/CLKIN	0.8 V _C C		Vcc	٧
		RESET	0.7 VCC		Vcc	
		EEPROM write protect override	11.7	12	13	
V _{MC}	MC (mode control) voltage	Microcomputer	Vss		0.3	V
	· · · · · · · · · · · · ·	EPROM programming voltage (Vpp)	12	12.5	13	
т.	Operating free-air temperature	A version	40		85	°C
TA	Operating meetall temperature	L version	0		70	°C

NOTES: 5. All voltage values are with respect to VSS.



[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

[‡] Electrical characteristics are specified with all output buffers loaded with the specified IQ current. Exceeding the specified IQ current in any buffer may affect the levels on other buffers.

RESET is externally released while V_{CC} is within the recommended operating range of 4.5 V to 5.5 V and is externally activated when V_{CC} < 4.5 or V_{CC} > 5.5 V. RAM data retention is valid throughout the 2 MHz-20 MHz frequency range. An active RESET initializes (clears) RAM locations 0000h and 0001h.

## TMS370Cx4x 8-BIT MICROCONTROLLERS

SPNS016 --- OCTOBER 1991


# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VoL	Low-level digital output voltage		I _{OL} = 1.4 mA			0.4	>
	I Bed Level and the level		I _{OH} = -50 μA	0.9 V _C	С		٧
∨он	High-level output voltage		I _{OH} = -2 mA	2.4			•
			$0.3 \text{ V} \le \text{V}_{1} \le \text{V}_{CC} - 0.3 \text{ V}$			50	
	•					10	μΑ
1)	Input current	MC	$V_{CC} - 0.3 \le V_{I} \le V_{CC} + 0.3 \text{ V}$			10	
			$V_{CC} + 0.3 \text{ V} \le V_{I} \le 13$			650	μΑ
		I/O pins	0 V ≤ VI ≤ VCC			±10	μΑ
loL	Low-level output current		V _{OL} = 0.4 V	1.4			mA
ЮН	High-level output current		V _{OH} ≈ 0.9 V _{CC}	-50			μA
ЮН	riigirievei ouput current	_	V _{OH} = 2.4 V	-2			mA
			CLKIN = 20 MHz (see Note 7 and 8)			45	
lcc	Supply current (Operating mode)		CLKIN = 12 MHz (see Note 7)			30	mA
	Osc Power bit = 0 (see Note 8)		CLKIN = 2 MHz (see Note 7 and 8)			11	
			CLKIN = 20 MHz (see Note 7 and 8)			17	
lcc	Supply current (Standby mode)		CLKIN = 12 MHz (see Note 7 and 8)			11	mA
	Osc Power bit = 0 (see Note 9)		CLKIN = 2 MHz (see Note 7 and 8)			3.5	
	Supply current (Standby mode)  ICC  Osc Power bit = 1 (see Note 10)		CLKIN = 12 MHz (see Note 7 and 8)			8.6	
lcc			CLKIN = 2 MHz (see Note 7 and 8)			3.0	- mA
lcc	Supply current (Half Mode)		CLKIN < 0.2 V (see Note 7 and 8)			30	μΑ

- NOTES: 7. Microcontroller–Single chip mode, ports configured as inputs, or outputs with no load. All inputs ≤ 0.2 V or ≥ V_{CC} −0.2 V.
  - 8. XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current may be higher with a crystal oscillator. At 20 MHz this extra current = .01 mA × (total load capacitance + crystal capacitance in pF).
  - 9. Maximum operating current for = 1.90 (Fx) + 7 mA.
  - 10. Maximum standby current for = .75 (Fx) + 2 mA. (OSC power bit = 0)
  - 11. Maximum standby current for = 0.56 (Fx) + 1.88 mA. (Osc power bit = 1) (Valid only from 2 MHz to 12 MHz.)




## RECOMMENDED CRYSTAL/CLOCK CONNECTIONS



- †The crystal/ceramic resonator frequency is four times the reciprocal of the system clock period.
- ‡ The values of C1 and C2 should be the values recommended by the crystal/ceramic resonator manufacturer.


#### TYPICAL OUTPUT LOAD CIRCUIT§




Case 1:  $V_O = V_{OH} = 2.4$  V; Load Voltage = 0 V Case 2:  $V_O = V_{OL} = 0.4$  V; Load Voltage = 2.8 V for Ports A, B and D, and RESET Load Voltage = 2.1 for other Outputs

§ All measurements are made with the pin loading as shown unless otherwise noted. All measurements are made with XTAL2/CLKIN driven by an external square wave signal with a 50% duty cycle and rise and fall times less than 10 ns unless otherwise stated.

## TYPICAL INPUT BUFFERING





Valid

High Impedance

SPNS016 -- OCTOBER 1991

## PARAMETER MEASUREMENT INFORMATION

#### timing parameter symbology

High


Low

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Α	Address	RXD	SCIRXD
AR	Array	S	Slave mode
В	Byte	SCC	SCICLK
CI	XTAL2/CLKIN	SIMO	SPISIMO
CO	CLKOUT	SOMI	SPISOMI
D	Data	TXD	SCITXD
PGM	Program	W	Write
R	Read		
Lowerca	ase subscripts and their meanings are:		
С	cycle time (period)	r	rise time
d	delay time	su	setup time
1	fall time	V	valld time
h	hold time	w	pulse duration (width)
The follo	owing additional letters are used with t	hese meanings:	

All timings are measured between high and low measurement points as indicated in the figures below.

z



## TMS370Cx4x 8-BIT MICROCONTROLLERS

SPNS016 -- OCTOBER 1991


#### external clocking requirements†

NO.		PARAMETER	MIN	NOM	MAX	UNIT
1	tw(CI)	XTAL2/CLKIN pulse duration (see Note 12)	20			na
2	tr(CI)	XTAL2/CLKIN rise time			30	na
3	4(CL)	XTAL2/CLKIN fall time			30	na
4	네(CIH-COL)	Delay time, XTAL2/CLKIN rise to CLKOUT fail		arteman in shi shi biliyin arm masar	100	na
	CLKIN	Crystal operating frequency	2		20	MHz

† For VIL and VIH, refer to "Recommended Operating Conditions".

NOTE 12: This pulse may be either a high pulse, as illustrated below, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.


## external clock timing



### **EXPANSION MODE OUTPUT**

## general purpose output signal switching time requirements

	·	MIN NOM	MAX	UNIT
	t _r Rise time	30		ns
L	^t f Fall time	30		ns



## TMS370Cx4x 8-BIT MICROCONTROLLERS


SPNS016 -- OCTOBER 1991

# switching characteristics and timing requirements (see Note 13)

NO.		PARAMETER	MIN	MAX	UNIT
5	t _c	CLKOUT (system clock) cycle time	200	2000	ns
6	tw(COL)	CLKOUT low pulse duration	0.5t _c -20	0.5t _c	ns
7	^t w(COH)	CLKOUT high pulse duration	0.5t _c	0.5t _c + 20	ns

NOTE 13:  $t_{c}$  = system clock cycle time =  $4/f_x$ .

## **CLKOUT timing**



## recommended EEPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
tw(PGM)B	Programming signal pulse duration to insure valid data is stored (byte mode)	10	-		ms
tw(PGM)AR	Programming signal pulse duration to insure valid data is stored (any array mode)	20			ms

## recommended EPROM operating conditions for programming

	PARAMETER	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5.5	6.0	٧
Vpp	Supply voltage at MC pin	12	12.5	13	٧
Ірр	Supply current at MC pin during programming (Vpp = 13 V)	T	35	50	mA
CLKIN	Operating crystal frequency	2		20	MHz

# recommended EPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
tw(IEPGM)	Initial programming signal pulse (see Note 14)	.95	1	1.05	ms
tw(FEPGM)	Final programming signal pulse	2.85		78.75	ms

NOTE 14: Programming pulse is active when both EXE (EPCTL.0) and Vpps (EPCTL.6) are set.

# SERIAL COMMUNICATIONS INTERFACE (SCI) INTERNAL CLOCK ISOSYNCHRONOUS MODE I/O TIMING

## SCI isosynchronous mode timing characteristics for internal clock (see Note 13)


NO.		PARAMETER	MIN	MAX	UNIT
24	t _{c(SCC)}	SCICLK cycle time	2t _c	131,072t _c	ns
25	tw(SCCL)	SCICLK low pulse duration	t _C – 45	0.5t _{c(SCC)} +45	ns
26	tw(SCCH)	SCICLK high pulse duration	t _c – 45	0.5t _{c(SCC)} +45	ns
27	પાં(SCCL-TXI	DO) Delay time, SCITXD valid after SCICLK low	- 50	50	ns
28	tv(SCCH-TXI	SCITXD data valid after SCICLK high	tw(SCCH) - 50		ns

#### SCI isosynchronous mode timing requirements for internal clock (see Note13)

	NO.			MIN M	IAX	UNIT
	29	^t su(RXD-SCCH)	SCIRXD setup time to SCICLK high	0.25t _c + 145		ns
ſ	30	tv(SCCH-RXD)	SCIRXD data valid after SCICLK high	. 0		ns

NOTE 13:  $t_C = \text{system clock cycle time} = 4/f_X$ .

## SCI isosynchronous mode timing diagram for internal clock



SPNS016 - OCTOBER 1991

# SERIAL COMMUNICATIONS INTERFACE (SCI) EXTERNAL CLOCK ISOSYNCHRONOUS MODE I/O TIMING

# SCI Isosynchronous mode timing characteristics for external clock (see Note 13)


-	NO.	1	PARAMETER	MIN	MAX	UNIT	
	34	td(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low		4.25t _c + 145	ns	
	35	tv(SCCH-TXD)	SXITXD data valid after SCICLK high	tw(SCCH)		ns	l

## SCI isosynchronous mode timing requirements for external clock (see Note 13)

NO.			MIN MAX	UNIT
31	t _{c(SCC)}	SCICLK cycle time	10t _C	ns
32	tw(SCCL)	SCICLK low pulse duration	4.25t _c + 120	ns
33	tw(SCCH)	SCICLK high pulse duration	t _C + 120	ns
36	tsu(RXD-SCCH)	SCIRXD setup time to SCICLK high	40	ns
37	tv(SCCH-RXD)	SCIRXD data valid after SCICLK high	2t _C	ns

NOTE 13:  $t_C = \text{system clock cycle time} = 4/f_X$ .

#### SCI isosynchronous mode timing diagram for external clock



## TMS370Cx4x 8-BIT MICROCONTROLLERS

SPNS016 -- OCTOBER 1991

#### A/D converter

The A/D Converter has a separate power bus for its analog circuitry. These pins are referred to as  $V_{CC3}$  and  $V_{SS3}$ . The purpose is to enhance A/D performance by preventing digital switching noise on the logic circuitry which could be present on  $V_{SS}$  and  $V_{CC}$  from coupling into the A/D analog stage. All A/D specifications will be given with respect to  $V_{SS3}$  unless otherwise noted.

given min respect to 1553 amous sure meters.	
Resolution	8 bits (256 values)
Monotonic	Yes
Output conversion code	. 00h to FFh (00h for $V_1 \le V_{SS3}$ ; FFh for $V_1 \ge V_{ref}$ )
Conversion time (excluding sample time)	164t _c

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{СС3}	Analog supply voltage	4.5	5	5.5	V
		V _{CC} - 0.3		V _{CC} + 0.3	
V _{SS3}	Analog ground	V _{SS} - 0.3		V _{SS} + 0.3	٧
V _{ref}	Non-V _{CC3} reference (see Note 15)	2.5	VCC3	V _{CC3} + 0.1	٧
	Analog input for conversion	V _{SS3}		$V_{ref}$	٧ .

NOTE 15:  $V_{ref}$  must be stable, within  $\pm$  1/2 LSB of the required resolution, during the entire conversion time.

#### operating characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Absolute accuracy (see Note 16)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V			±1.5	LSB
	Differential/integral linearity error (see Notes 16 and 17)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V			±0.9	LSB
		Converting			2	mΑ
ICC3	Analog supply current	Not Converting			5	μΑ
4	Input current, AN0-AN7	0 V ≤ V _I ≤ 5.5 V			2	μА
	V _{ref} input charge current				1	mΑ
		XTAL2/CLKIN ≤ 12 MHz			24	kΩ
Z _{ref}	Source impedance V _{ref}	12 MHz < XTAL2/CLKIN ≤ 20 MHz			10	kΩ

NOTES: 16. Absolute resolution = 20 mV. At V_{ref} = 5.1 V, this is 1 LSB. As V_{ref} decreases, LSB size decreases and thus absolute accuracy and differential / integral linearity errors in terms of LSBs increases.

17. Excluding quantization error of 1/2 LSB.

The A/D module allows complete freedom in design of the sources for the analog inputs. The period of the sample time is user-defined such that high impedance sources can be accommodated without penalty to low-impedance sources. The sample period begins when the SAMPLE START bit of the A/D Control Register (ADCTL) is set to 1. The end of the signal sample period occurs when the conversion bit (CONVERT START) of the ADCTL is set to 1. After a hold time, the converter will reset the SAMPLE START and CONVERT START bits, signaling that a conversion has started and the analog signal can be removed.



## TMS370Cx4x 8-BIT MICROCONTROLLERS


SPNS016 -- OCTOBER 1991

## analog timing requirements

		MIN	NOM	MAX	UNIT
t _{su(S)}	Analog input setup to sample command	0			ns
th(AN)	Analog input hold from start of conversion	18t _c			ns
tw(S)	Duration of sample time per kilohm of source impedance (see Note 18)	1			μs/kΩ


NOTE 18: The value given is valid for a signal with a source impedance greater than 1 kΩ. If the source impedance is less than 1 kΩ, use a minimum sampling time of 1 μs.

## analog timing




#### **MECHANICAL DATA**

## 40-pin leaded chip carrier package (N2 suffix)



NOTE: A. Each pin centerline is located within 0,26 (0.010) of its true longitudinal position.

## 40-pin plastic leaded chip carrier package (N suffix)




NOTE: A. Each pin centerline is located within 0,26 (0.010) of its true longitudinal position.

## TMS370Cx4x 8-BIT MICROCONTROLLERS

SPNS016 -- OCTOBER 1991


## 40-pin ceramic dual-in-line package (J suffix)



NOTE: A. Each pin centerline is located within 0,26 (0.010) of its true longitudinal position.

#### **MECHANICAL DATA**

#### 44-pin plastic leaded chip carrier package (FN suffix)




NOTES: A. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

B. The lead contact points are planar within 0,101(0.004).

#### **MECHANICAL DATA**

## 44-lead FZ cerquad chip carrier package




- NOTES: A. Center line of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.
  - B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
  - C. The lead contact points are planar with 0,15 (0.006).

- CMOS/EEPROM/EPROM Technology on a Single Device
  - Mask ROM Devices for High-Volume Production
  - One Time Programmable (OTP) Devices for Low-Volume Production
  - EPROM Devices for Prototyping Purposes
- Flexible Operation Features
  - Power-Reduction STANDBY and HALT Modes
  - Commercial and Industrial Temperature Ranges
  - Input Clock Frequency 2 MHz to 20 MHz
  - Voltage ( $V_{CC}$ ): 5 V  $\pm$  10%
- System Memory Configurations
  - On-Chip Program Memory Versions
    - ROM: 4K, 8K, 16K and 32KBytes
    - EPROM: 16K and 32KBytes
    - ROMless
  - Data EEPROM: 256 Bytes or 512 Bytes
  - Static RAM: 256 Bytes, 512 Bytes or

#### 1 KByte

- External Memory/Peripheral WAIT States
- Precoded External Chip Select Outputs in Microcomputer Mode
  - Allows 112K-Bytes External Addressable Memory
  - No Logic Needed for External Memory Addressing
- Eight-Channel 8-Bit A/D Converter
- Two 16-Bit General-Purpose Timers
  - Software Configurable as
     Two 16-Bit Event Counters, or
     Two 16-Bit Pulse Accumulators, or
     Three 16-Bit Input Capture Functions, or
     Four Compare Registers, or
     Two Self-Contained PWM Functions
  - Software Programmable Input Polarity
  - One Timer Has an 8-Bit Prescaler,
     Providing a 24-Bit Realtime Timer
- On-Chip 24-Bit Watchdog Timer
- Serial Communications Interface (SCI)
  - Asynchronous and Isosynchronous Modes
  - Full Duplex, Double-Buffered Rx and Tx
  - Two Multiprocessor Communications
     Formats
- Plastic and Ceramic 68-Pin Leaded Chip Carrier Packages



- Serial Peripheral Interface (SPI)
  - Variable-Length High-Speed Shift Register
  - Synchronous Master/Slave Operation
- Flexible Interrupt Handling
  - Two S/W Programmable Interrupt Levels
  - Global and Individual Interrupt Masking
  - Programmable Rising or Falling Edge
     Detect
- 55 CMOS/TTL Compatible I/O Pins
  - All Peripheral Function Pins Software Configurable for Digital I/O
  - 46 Bidirectional, 9 Input Pins
- TMS370 Series Compatibility
  - Register-to-Register Architecture
  - 256 General-Purpose Registers
  - Fourteen Powerful Addressing Modes
- PC-Based Workstation Development Support Emphasizes Productivity, Featuring:
  - C Compiler Support
  - Realtime In-Circuit Emulation
  - Symbolic Debug
  - Extensive Breakpoint/Trace Capability
  - Software Performance Analysis
  - Multi-Window User Interface
  - EEPROM/EPROM Programming



#### description

TMS370Cx5x family of single-chip 8-bit microcontrollers provides cost-effective realtime system control through VLSI integration of advanced peripheral function modules and various on-chip memory configurations. The TMS370Cx5x family presently consists of eleven devices, which can be grouped into four main sub-families: the TMS370Cx50, the TMS370Cx52, the TMS370Cx56, and the TMS370Cx58.

Unless otherwise noted, the following terms are used to refer to the individual devices described in this data sheet:

TMS370Cx50 refers to the TMS370C050, TMS370C150, TMS370C250, and TMS370C350 devices.

TMS370Cx52 refers to the TMS370C052 and TMS370C352 devices.

TMS370Cx56 refers to the TMS370C056, TMS370C156, TMS370C256, TMS370C356, and TMS370C756 devices.

TMS370Cx58 refers to the TMS370C058, TMS370C358, and TMS370C758 devices.

TMS370Cx5x refers to the TMS370Cx50, TMS370Cx52, TMS370Cx56, and TMS370Cx58 subfamilies.

The TMS370Cx5x family is implemented using high-performance silicon-gate CMOS technology. The low operating power, wide operating temperature range, and noise immunity of CMOS technology, coupled with the high performance and extensive on-chip peripheral functions, make the TMS370Cx5x devices attractive in system designs for automotive electronics, industrial motor control, computer peripheral control, and telecommunications.

The on-chip memory configurations of the TMS370Cx5x family include various amounts of static RAM, data EEPROM, and program memory (ROM or EPROM). TMS370Cx5x devices with mask ROM are presently available in sizes ranging form 4K-bytes to 32K-bytes. Devices with EPROMare available with 16K- or 32K-bytes. Devices are also available as ROMless microprocessors. The following table provides an overview of the various memory configurations and operating modes of the TMS370Cx5x devices.

DEVICE	PROGRAM MEMORY (BYTES)			IEMORY TES)		ATING DEST	PACKAGE
	ROM	EPROM	RAM	EEPROM	μC	μP	
	TMS	370CX50: TMS37	0C050, TMS3700	C150, TMS370C2	50 AND TM	3370C350	
TMS370C050	4K	_	256	256	1	V	FN - PLCC
TMS370C150	-	-	256	-	-	<b>V</b>	FN - PLCC
TMS370C250	-	_	256	256	-	<b>V</b>	FN - PLCC
TMS370C350	4K	_	256	_	1	1	FN - PLCC
		TMS370	OCx52: TMS3700	052, AND TMS37	OC352		
TMS370C052	8K	_	256	256	1	1	FN - PLCC
TMS370C352	8K	-	256	_	√	<b>V</b>	FN - PLCC
	TMS370Cx5	6: TMS370C056,	TMS370C156, T	MS370C256, TMS	370C356 A	ND TMS370	C756
TMS370C056	16K	-	512	512	<b>V</b>	<b>V</b>	FN - PLCC
TMS370C156	_	-	512	-	-	V	FN - PLCC
TMS370C256	-	_	512	512	-	1	FN - PLCC
TMS370C356	16K	-	512	-	1	1	FN - PLCC
TMS370C756		16K	512	512	<b>V</b>	V	FN - PLCC / FZ - CLCC
		TMS370Cx	58:TMS370C058	TMS370C358,TN	1S370C758		
TMS370C058	32K	_	1K	256	V	-	FN PLCC
TMS370C358	32K	_	1K		1		FN - PLCC
TMS370C758	-	32K	1K	256	<b>V</b>	_	FN - PLCC / FZ - CLCC

† μC - Microcomputer mode; μP - Microprocessor Mode



## TMS370Cx5x 8-BIT MICROCONTROLLERS

SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

All TMS370Cx5x devices contain a minimum of the following on-chip peripheral modules:

- 256 bytes RAM (usable as registers)
- 8-channel, 8-bit Analog-to-Digital converter (A/D)
- Serial Communications Interface (SCI)
- Serial Peripheral Interface (SPI)
- Two 24-bit general-purpose timers, one of which can be used as a Watchdog timer
- One 16-bit general-purpose timer

The TMS370Cx5x provides two power reduction modes (STANDBY and HALT) for applications where low power consumption is critical. Both modes stop all CPU activity (i.e., no instructions are executed). In the STANDBY mode the internal oscillator, the general purpose timer, and the SCI receiver start bit detection remain active. In the HALT mode, all device activity is stopped. The device retains all RAM data and peripheral configuration bits throughout both powerdown modes.

The TMS370Cx5x features advanced register-to-register architecture that allows direct arithmetic and logical operations without requiring an accumulator (e.g., ADD r24, r47; add the contents of register 24 to the contents of register 47 and store the result in register 47). The TMS370Cx5x family is fully instruction-set-compatible, allowing easy transition between members.

The TMS370Cx5x family offers an 8-channel Analog-to-Digital converter with 8-bit accuracy. The 33-us conversion time at 20 MHz and the variable sample period, combined with selectable positive reference voltage sources, turn real-world analog signals into digital data.

The SPI and the two operational modes of the SCI give three methods of serial communications. The SCI allows standard RS-232-C communications between other common data transmission equipment, while the SPI gives high speed communications between simpler shift register type devices, such as display drivers, A/D converter, PLL, I/O expansion, or other microcontrollers in the system.

For large memory applications, the TMS370Cx5x family provides an external bus with non-multiplexed address and data. Precoded memory chip select outputs can be enabled, which allow minimum-chip-count system implementations. Wait-state support facilitates performance matching between the CPU and external memory and the peripherals. All pins associated with memory expansion interface are individually software configurable for general-purpose digital input/output pins when operating in the microcomputer mode.

The TMS370C756FZ and TMS370C758FZ are available in a 68-pin, windowed ceramic package (FZ suffix) that allows memory reprogramming during the development design prototyping phase. This achieves quick updates to breadboards and prototype systems using socketed FFE devices while iterating initial designs.

The TMS370C756FN and TMS370C758FN are available in a 68-pin plastic package (FN suffix) and are one time programmable (OTP). This is an effective microcomputer to use for immediate production updates for other members of the TMS370Cx5x family or for low-volume production runs that cannot satisfy minimum volume or cycle time requirement for the lower cost mask ROM devices.




#### SPNS010B - DECEMBER 1986 - REVISED JULY 1992

The TMS370Cx5x family provides a very economical, efficient solution to realtime control applications. The TMS370 family eXtended Development System (XDS) solves the challenge of efficiently developing the software and hardware required to design the TMS370Cx5x into an ever-increasing number of complex applications. The application source code can be written in assembly language or in C. The TMS370 family XDS communicates via standard RS-232-C interface with an existing personal computer to form a PC-DOS hosted workstation. This allows use of the PC's editors and software utilities already familiar to the designer. The TMS370 family XDS emphasizes ease-of-use through extensive use of menus and screen windowing so that the system designer can begin developing software with minimum training. Precise realtime in-circuit emulation and extensive symbolic debug and analysis tools ensure efficient software and hardware implementation as well as reducing time-to-market cycle.

The TMS370Cx5x family mask ROM and EPROM, together with the TMS370 family XDS for applications development, and comprehensive product documentation and customer support provide a complete solution to the needs of the system designer.

#### functional block diagram





# TMS370Cx5x 8-BIT MICROCONTROLLERS

SPNS010B - DECEMBER 1986 - REVISED JULY 1992

## **TERMINAL FUNCTIONS**

	PIN						
NAME	ALTERNATE FUNCTION	NO.	I/O	DESCRIPTION			
A0	DATA0 (LSB)	17	1/0	Single-Chip Mode: Port A is a general purpose bidirectional I/O port.			
A1	DATA1	18	1/0				
A2	DATA2	19	1/0	Expansion Mode: Port A may be individually programmed as the external			
A3	DATA3	20	1/0	bidirectional data bus (DATA0–DATA7).			
A4	DATA4	21	VO.				
A5	DATA5	22	1/0				
A6	DATA6	23	1/0				
A7	DATA7 (MSB)	24	1/0				
В0	ADD0	65	1/0	Single-Chip Mode: Port B is a general purpose bidirectional I/O port.			
B1	ADD1	66	1/0				
B2	ADD2	67	1/0	Expansion Mode: Port B may be individually programmed as the low order			
B3	ADD3	68	1/0	address output bus (ADD0-ADD7).			
B4	ADD4	1	1/0				
B5	ADD5	2	1/0				
B6	ADD6	3 .	1/0				
B7	ADD7	4	1/0				
C0	ADD8	5	1/0	Single-Chip Mode: Port C is a general purpose bidirectional I/O port.			
C1	ADD9	7	1/0				
C2	ADD10	8	1/0	Expansion Mode: Port C may be individually programmed as the high order			
C3	ADD11	10	1/0	address output bus (ADD8-ADD15).			
C4	ADD12	11	1/0				
C5	ADD13	12	1/0				
C6	ADD14	13	1/0				
C7	ADD15	14	1/0				

# **TERMINAL FUNCTIONS (continued)**

PIN			<u> </u>				
NAME		RNATE CTION	NO.	1/0	DESCRIPTION		
			1		Single-Chip Mode: Port D is a general purpose bidirectional I/O port.		
	FUN	CTION			Each of the Port D pins can be individually configured as either a general purpose I/O pin, a primary memory control signal (Function A), or a secondary memory control signal (Function B). All chip selects are independent and can be used for memory bank switching.		
	Α	В	1				
D0	CSE2	ÖCF	64	1/0	I/O Pin, or Function A: Chip Select Eighth output 2 goes low during memory accesses to 2000h–3FFFh, or Function B: Opcode fetch goes low during the opcode fetch memory cycle.		
D1	CSH3		60	I/O	I/O Pin, or Function A: Chip Select Half output 3 goes low during memory accesses to 8000h-FFFFh.		
D2	CSH2		59	1/0	I/O Pin, or Function A: Chip Select Half output 2 goes low during memory accesses to 8000h–FFFFh.		
D3	CLKOUT	CLKOUT	58	1/0	I/O Pin, or Functions A & B: Internal clock signal is 1/4 XTAL2/CLKIN frequency.		
D4	R/₩	R/₩	57	1/0	I/O Pin, or Function A & B: Read/Write output pin.		
D5	CSPF		56	1/0	I/O Pin, or Function A: Chip Select Peripheral output for peripheral file; goes low during memory accesses to 10C0h–10FFh.		
D6	CSH1	EDS	55	1/0	I/O Pin, or Function A: Chip Select Half output 1 goes low during memory accesses to 8000h–FFFFh, or		
D7	CSE1	WAIT	54	VO	Function B: External Data Strobe output goes low during memory accesses from external memory and has the same timings as the five chip selects.  I/O Pin, or Function A: Chip Select Eighth output 1 goes low during memory accesses to		
	332,	.,,,,,	٥,	,,,	2000h–3FFFh, or Function B: Wait input pin extends bus signals.		
INT1	INTIN		52	1	External interrupt (non-maskable or maskable)/General purpose input pin.		
INT2 INT3	INTIO1 INTIO2		51 50	I/O I/O	External maskable interrupt input/General purpose bidirectional pin.		
T1IC/CR	T1101		46	1/0	External maskable interrupt input/General purpose bidirectional pin.		
T1PWM	T1102		45	1/0	Timer 1 input Capture/Counter Reset input pin/General purpose bidirectional pir Timer 1 PWM output pin/General Purpose bidirectional pin.		
T1EVT	T1103		44	1/0	Timer 1 External Event input pin/General purpose bidirectional pin.		
T2IC1/CR	T2IO1		27	1/0	Timer 2 input Capture 1/Counter Reset input pin/General purpose bidirectional		
T2IC2/PWM	T2IO2		26	I/O	pin. Timer 2 input Capture 2 input pin/PWM output pin/General purpose bidirectional pin.		
T2EVT	T2IO3		25	I/O	Timer 2 External Event input pin/General purpose bidirectional pin.		



# **TERMINAL FUNCTIONS (continued)**

	PIN			
NAME	ALTERNATE FUNCTION	NO.	1/0	DESCRIPTION
SPISOMI SPISIMO SPICLK	SPIIO1 SPIIO2 SPIIO3	49 48 47	1/O 1/O 1/O	SPI Slave Output pin, Master Input pin/General purpose bidirectional pin. SPI Slave Input pin, Master Output pin/General purpose bidirectional pin. SPI bidirectional Serial Clock pin/General purpose bidirectional pin.
SCITXD SCIRXD SCICLK	SCIIO1 SCIIO2 SCIIO3	30 29 28	1/O 1/O 1/O	SCI Transmit Data output pin/General purpose bidirectional pin. SCI Receive Data input pin/General purpose bidirectional pin. SCI bidirectional Serial Clock pin/General purpose bidirectional pin.
ANO AN1 AN2 AN3 AN4 AN5 AN6 AN7	E0 E1 E2 E3 E4 E6 E6 E7	36 37 38 39 40 41 42 43	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A/D analog input (AN0 – AN7) or positive reference pins (AN1 – AN7).  Port E may be individually programmed as general purpose input pins if not used as A/D converter analog input or positive reference input.
V _{CC3} V _{SS3}		34 35		A/D converter positive supply voltage and optional positive reference input pin. A/D converter ground supply and low reference input pin.
RESET		53	1/0	System reset bidirectional pin. As input it initializes microcontroller, as open drain output it indicates an internal failure was detected by the Watchdog or Oscillator Fault circuit.
MC		6	ı	Microprocessor/Microcomputer mode control input pin, also enables EEPROM Write Protection Override (WPO) mode. For devices with EPROM, this pin is used for Vpp external supply for EPROM programming.
XTAL2/CLKIN XTAL1		31 32	- 0	Internal oscillator crystal input/External clock source input. Internal oscillator output for crystal.
V _{CC1}		33,61		Positive supply voltage for digital logic.
V _{CC2}		15,63		Positive supply voltage for digital I/O pins.
V _{SS1}		9		Ground reference for digital logic.
V _{SS2}		16,62		Ground reference for digital I/O pins.

NOTE 1: Each pin associated with the Interrupt, Timer 1, Timer 2, SPI, and SCI functional blocks may be individually programmed as a general purpose bidirectional pin if it is not used for its primary block function.

#### operating modes

The TMS370Cx5x has four operating modes, two basic modes with each mode having two memory configurations. The basic operating modes are the microcomputer and microprocessor modes, which are selected by the voltage level applied to the dedicated MC pin two cycles before the RESET pin goes inactive. The two memory configurations are then selected through software programming of the internal system configuration registers. The four operating modes are the microcomputer single chip, expanded microcomputer, microprocessor, and microprocessor with internal program memory. The TMS370Cx58 supports only the microcomputer single chip mode.

In the **microcomputer single chip mode**, the TMS370Cx5x functions as a self-contained microcomputer with all memory and peripherals on chip, increasing the number of pins for direct I/O control applications.

The **expanded microcomputer mode** supports bus expansion to external memory or peripherals, while all on-chip memory (RAM, ROM, EPROM, and data EEPROM) remains active. Digital I/O ports (Ports A,B,C, and D), under control of their associated port control registers, can be configured via software to become the external 16-bit address bus, 8-bit data bus, and control interface. In applications where the entire address, data, or control bus is not required, each of these pins can be individually programmed as a general-purpose input/output or as its associated memory expansion alternate function, thereby maximizing the pins available for general-purpose input/output. The address bus and data bus are not multiplexed, eliminating the requirement for an external address/data latch and lowering the system cost.

Further reductions in external interface decode logic can be realized by using the precoded chip-select outputs that provide direct memory/peripheral chip-select or chip-enable functions. When memory accesses are performed to any location between 2000h and 3FFFh, pins  $\overline{\text{CSE1}}$  and  $\overline{\text{CSE2}}$  will become active if enabled by their port control registers. Similarly, memory accesses to any location between 8000h and FFFFh will activate  $\overline{\text{CSH1}}$ ,  $\overline{\text{CSH2}}$ , and  $\overline{\text{CSH3}}$  if enabled by their respective port control registers. As a result, up to 96K bytes of external memory can be mapped into the 32K-byte logical address space of 8000h to FFFFh by using  $\overline{\text{CSH1}}$ ,  $\overline{\text{CSH2}}$ , and  $\overline{\text{CSH3}}$  as memory bank selects under software control.

In the **microprocessor mode**, Ports A,B,C, and D are the address, data, and control buses for interface to external memory and peripherals. In this mode these ports are not programmable. The on-chip RAM and data EEPROM remain active, while the on-chip ROM, or EPROM is disabled. The program area and the reset, interrupt, and trap vectors are located in off-chip memory locations.

The **microprocessor mode with Internal program memory** is configured just as the microprocessor mode with respect to the external bus interface. However, the application program in external memory enables the internal program ROM or EPROM to also to be active in the system. This is accomplished by writing a zero to the MEMORY DISABLED control bit (SCCR1.2) of the SCCR1 control register.

#### **Operating Mode Summary**

OPERATING MODE	MC PIN	RESET	OTHER
Microcomputer single chip	Low	1	None
Microcomputer with expanded memory	Low	1	Set digital I/O registers to function A or B†
Microprocessor	High	1	None
Microprocessor with internal memory	High	1	Enable internal memory (Clear SCCR1.2)

† Function A: Port D = chip select signals CSE1, CSE2, CSH1, CSH2, CSH3 and CSPF Function B: Port D = Expansion memory control signals OCF, EDS and WAIT



## TMS370Cx5x 8-BIT MICROCONTROLLERS

SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

#### memory/peripheral wait operation


The TMS370Cx5x enhances interface flexibility by providing WAIT state support, thereby decoupling the cycle time of the CPU from the read/write access of the external memory or peripherals. External devices can extend their read/write accesses indefinitely by asserting the WAIT input pin, and the CPU will continue to wait as long as this signal remains active.

Programmable automatic wait state generation is also provided by the TMS370Cx5x on-chip bus controller. The TMS370Cx5x is configured, following hardware reset, to automatically add one wait state to all external bus transactions, and memory and peripheral accesses, thus making every external access a minimum of three system clock cycles. The designer can disable the automatic wait state generation if the AUTOWAIT DISABLE bit in SCCR1 is set to 1. Also, all accesses to the upper four frames of the peripheral file can be independently extended to four system clock cycles if the PF AUTO WAIT bit in SCCR1 is set to 1. Programmable wait states can be used in conjunction with the external WAIT pin. In applications where the external device read/write access can interface with the TMS370Cx5x CPU using one wait state, the automatic wait state generation can eliminate external WAIT interface logic, lowering system cost.

#### memory map

The TMS370 family architecture is based on the Von Neumann architecture, where the program memory and data memory share a common address space. All peripheral input/output is memory mapped into this same common address space. In the expansion mode, external memory or peripherals are also memory mapped into this common address. As shown in Figure 1, the TMS370 provides a 16-bit address range to access internal or external RAM, ROM, EPROM, EEPROM, input/output pins, and peripheral functions.

The peripheral file contains all input/output port control, on-and off-chip peripheral status and control, EPROM memory programming, and system-wide control functions. The peripheral file consists of 256 contiguous addresses located from 1000h to 10FFh. This page of 256 contiguous addresses is logically divided into 16 Peripheral File Frames of 16 bytes each. Each on-chip peripheral is assigned to a separate frame through which peripheral control and data information is passed. The TMS370Cx5x has its on-chip peripherals and system control assigned to Peripheral File Frames 1 through 7, addresses 1010h through 107Fh.



[†] Precoded Chip Select Outputs Available on External Expansion Bus.

NOTE: The term *Reserved* in this figure means the address space is reserved for future expansion, while the term *Not Available* means the address space is unavailable in the particular mode illustrated by that block.

Figure 1. TMS370Cx5x Memory Map



SPNS010B - DECEMBER 1986 - REVISED JULY 1992

#### on-chip memorles

#### RAM/register file

The TMS370Cx5x family has up to 1K bytes of on-chip static RAM, addressed as 1024 consecutive bytes mapped from location 0000h to 03FFh. The first 256 bytes (0000h-00FFh) serve as both the CPU register file and general purpose memory, the next 768 bytes (0100h-03FFh) serve as general purpose RAM. The first 256 bytes of RAM are treated as registers by the instruction set and are referenced as R0 through R255. The first two registers, R0 and R1, are also called the A and B registers, respectively. The stack is located in the on-chip RAM, and operates as a last-in first-out read/write memory. It is used to store the return address on subroutine calls and the status register during interrupts. Accessing this memory as registers is performed in one system clock cycle (t_c), while general purpose memory access is performed in two system clock cycles.

Instructions may be executed from RAM. This versatility enables the internal RAM to be used for functions such as microcontroller self-test, diagnostics, or system test of the end application. The user may load external programs or data into the RAM by incorporating a simple bootstrap loader in the program memory, or by operating the microcontroller in the microprocessor mode.

#### data EEPROM

The TMS370Cx5x family has up to 512 bytes of on-chip Electrically Erasable Programmable ROM (EEPROM), addressed as 512 consecutive bytes mapped from locations 1E00h to 1FFFh (1F00h to 1FFFh for devices with 256 bytes). The data EEPROM provides nonvolatile programmable storage for items such as calibration constants and configuration information for personalization of a generic program ROM/EPROM algorithm for use in specific end applications. The data EEPROM supports bit, byte, and block write/erase modes. Instructions may be executed from the data EEPROM, providing additional program space and the ability to patch algorithms by placing a branch table for volatile routines in the data EEPROM.

The data EEPROM uses the 5-V V_{CC} supply voltage and provides the programming voltage via an internal dedicated generator, eliminating the need for an external high-voltage programming source. The dedicated voltage generator optimizes the programming voltage characteristics, increasing the reliability as well as extending the write/erase endurance of the array.


Programming control and status monitoring are performed through the data EEPROM control register (DEECTL) in the peripheral file. An EEPROM write/erase operation is performed in the following sequence:

- 1. Perform normal memory write to the target EEPROM location.
- 2. Write to DEECTL control register to select WRITE1/WRITE0 and set the EXECUTE (EXE) bit to 1.
- 3. Wait for program time to elapse [ $t_{W(PGM)B}$  or  $t_{W(PGM)AR}$ ].
- 4. Write to DEECTL control register to set the EXECUTE (EXE) bit to 0.

The WRITE1/WRITE0 control bit selects whether the zeros or the ones in the data byte are to be programmed into the selected EEPROM location. For example, a WRITE1 operation will program ones into all bit positions within the EEPROM byte that have ones in the data byte, while bits that are zero in the data byte will not affect the EEPROM contents. The WRITE1 operation effectively performs a logical OR of the information previously stored on the EEPROM byte with the data byte. The WRITE0 operation of the fectively performs a logical AND between these two bytes. Single bit programming within an EEPROM byte is performed by writing only the zeros or ones of the data byte. The EEPROM programming algorithm may use this bit-programming capability to optimize the useful life of the EEPROM.

When a data value cannot be achieved by writing only zeros or only ones into the EEPROM byte, a WRITE1 followed by a WRITE0 will program any data value into the EEPROM byte, regardless of the previous data stored at that location.





[†] For devices with 512 bytes data EEPROM, the first first block of 32 bytes begins at loaction 1E00h and the last block ends at location 1FFFh.

Figure 2. Write Protect Register for TMS370Cx5x Devices With a Data EEPROM Array



[‡] For devices with 256 bytes data EEPROM, the first first block of 32 bytes begins at loaction 1F00h and the last block ends at location 1FFFh.

## TMS370Cx5x 8-BIT MICROCONTROLLERS

SPNS010B - DECEMBER 1986 - REVISED JULY 1992

Data EEPROM read accesses are performed as normal memory read operations in two system clock cycles. A memory read cycle to any EEPROM location while EXE = 1 returns the value currently being written to the EEPROM. Following an EEPROM write operation, the EEPROM voltages must stabilize prior to performing an EEPROM read operation. The BUSY FLAG indicates the status of the EEPROM voltage. When set, the EEPROM is not ready for a read operation. The BUSY flag is reset to 0 by the EEPROM control logic when 128 system clock cycles have elapsed following the EXE bit being set to 0. If an EEPROM read operation is performed while BUSY = 1, automatic WAIT states will be generated until BUSY = 0, and then the read operation will be performed.

Bytes within the data EEPROM can be protected from Inadvertent overwriting of critical information. As shown in Figure 2, the 8-bit Write Protect Register (WPR), located at 1F00h within the data EEPROM, provides write protection for the TMS370Cx50 and TMS370Cx50 devices containing a 256-byte data EEPROM array, segmenting the array into eight blocks of 32 bytes each. The TMS370Cx56 devices containing a 512-byte data EEPROM array possess an additional Write Protection Register (see Figure 2) located at 1E00h within the data EEPROM, which will also segment the additional 256-byte array into eight blocks of 32 bytes each. Each of these 32-byte blocks may be individually write- and erase-protected by setting the corresponding bit to 1 in the appropriate WPR. Since the WPRs reside in the array in BLK A0 and BLK B0, the WPRs may also be write-protected, thereby increasing the system reliability by preventing bytes from being reprogrammed. Bytes left unprotected may be written to by the normal EEPROM programming sequence. The Write Protection Cverride (WPO) mode enables data to be written to any location in the data EEPROM, regardless of the WPR contents. The WPO mode is typically used in a service environment to update the protected EEPROM contents.

All unprotected bytes within the data EEPROM array may be programmed during a single EEPROM programming cycle by setting the ARRAY PROG bit DEECTL to 1 at the start of the programming cycle for TMS370Cx5x devices with a 256-byte data EEPROM array. The TMS370Cx5x devices with a 512-byte data EEPROM array must be in the WPO mode to enable array programming.

#### program ROM

The program ROM consists of 4K to 16K bytes of mask programmable read-only memory. The program ROM is used for permanent storage of data or instructions, with read operations performed in two system clock cycles. Memory addresses 7FECh through 7FFFh are reserved for interrupt and reset vectors. Memory locations 7FE0h through 7FEBh are reserved for factory use. Trap vectors, used with TRAP0 through TRAP15 instructions are located between addresses 7FC0h and 7FDFh. Programming of the mask ROM is performed at the time of device fabrication.

#### program EPROM (TMS370C756 and TMS370C758)

The program EPROM of the TMS370C756 and the TMS370C758 are 16K and 32K electrically programmable read-only memory, addressed as 16K consecutive bytes mapped from location 4000h to 7FFFh (TMS370C756) or 32K consecutive bytes mapped from location 2000h to 9FFFh (TMS370C758). It provides application performance identical to the TMS370Cx5x mask ROM devices with up to 32K bytes. Program instructions are read from the program EPROM in two system clock cycles, providing the prototyping capability of the mask program ROM.

An external supply is needed at the MC pin to provide the necessary programming voltage (Vpp). Programming is controlled through a register (EPCTL) in the peripheral file.

The TMS370C756FN and TMS370C758FN come in a plastic package and cannot be erased. They are one-time-programmable (OTP). The TMS370C756FZ and TMS370C758FZ come in a ceramic package with a quartz window. Before programming, the device's EPROM is erased by exposing the device through the transparent window to high-intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15W•s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, the entire array is in logic 1 state. A programmed logic 0 can be erased to a logic 1 only by exposure to ultraviolet



#### SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

light. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS370C756FZ or the TMS370C758FZ, the window should be covered with an opaque label. All devices are erased to a logic high upon delivery from the factory.

#### CAUTION

Exposing the EPROM module to ultraviolet light may also cause erasure in any EEPROM module. Any useful data stored in the EEPROM must be reprogrammed after exposure to UV light.

Programming lows into the EPROM is controlled by the EPCTL register via the EXE bit and the VPPS bit. The EXE bit initiates EPROM programming when set and disables programming when cleared. The VPPS bit connects the programming voltage Vpp at the MC pin to the EPROM module. VPPS (EPCTL.6) and EXE (EPCTL.0) should be set separately, and the VPPS bit should be set at least two microseconds before the EXE bit is set. After programming, the application programming should wait for four microseconds before any read attempt is made. The programming operation (see Figure 3) is performed in the following recommended sequence:

- Supply the programming voltage to the MC pin.
- 2. Write to the EPCTL register to set the VPPS bit to 1.
- 3. Perform normal memory write register to the target EPROM location.
- 4. Write to the EPCTL register to set the EXE bit register to 1. (Wait at least two microseconds after step 2.)
- 5. Wait for program time to elapse (one millisecond).
- 6. Write to the EPCTL register to clear the EXE bit (leave VPPS bit set to 1).
- Read the byte being programmed; if correct data is not read, repeat steps 4 through 6 up to a maximum X of 25.
- 8. Write to the EPCTL register to set the EXE bit to 1 for final programming.
- 9. Wait for program time to elapse (3x milliseconds duration).
- 10. Write to the EPCTL register to clear the EXE and VPPS bits.

An external power supply at Vpp, Ipp (30 mA), is required for programming operation. Programming voltage Vpp is supplied via the MC pin. This also automatically puts the microcontroller in the Write Protection Override (WPO) mode. Programming voltage may be applied via the MC pin anytime after RESET and remain at Vpp after programming (after the EXE bit is cleared). Applying programming voltage while RESET is active will put the microcontroller in a reserved mode, where programming operation is inhibited.






Figure 3. EPROM Programming Operation

#### central processing unit

The central processing unit (CPU) of the TMS370 family is an enhanced version of the TMS7000 Family CPU. The enhancements include additional user instructions such as integer divide, conditional jump instructions based on the overflow status bit, and addressing modes such as stack-pointer-relative addressing for subroutine parameter passing. The efficient register-to-register architecture of the TMS7000 family has been carried over to the TMS370 family to avoid the conventional accumulator bottleneck. The complete TMS370 family instruction set is summarized in the TMS370 Instruction Set Summary, page 47.

In addition to the interpretation and execution of the user program, the CPU performs the functions of bus protocol generation and interrupt priority arbitration. While the CPU is implemented independent of the memory, input/output, and peripheral modules, it performs the central system control function through communications with these on-chip modules and external memory and peripherals.

The TMS370 family CPU registers accessible to the programmer are shown in Figure 4. The register file consists of 256 general purpose registers, R0 through R255, implemented in on-chip RAM, and is used by the CPU for general purpose 8- and 16-bit source and destination operands, index registers, and indirect addressing. The first two registers, R0 and R1, are also called registers A and B and are used by the CPU for general purpose registers or for implied operands. The program counter (PC) contains the address of the next instruction to be executed. The stack pointer (SP) contains the address of the last or top entry on the stack, which is located in the on-chip register file. The status register (ST) contains four bits that reflect the outcome of the instruction just executed, and two bits that control the masking of the interrupt priority chains.




Figure 4. CPU Registers



#### system resets

The TMS370Cx5x has three possible reset sources: a low input to the RESET pin, a programmable watchdog timer timeout, or a programmable oscillator fault failure. The RESET pin, an input/output pin, initiates TMS370Cx5x hardware initialization and ensures an orderly software startup. A low level input of at least 50 ns initiates the reset sequence. The microcontroller is held in reset until the RESET pin goes inactive (high). If the RESET input signal is low for less than eight system clock cycles, the TMS370Cx5x will hold the external RESET pin low for eight system clock cycles to reset external system components. The RESET pin must be activated by the application at power-up, which can be accomplished by an external input or an RC power-up reset circuit. Recall that the basic operating mode, microcomputer or microprocessor, is determined by the voltage level applied to the MC pin two cycles before the RESET pin goes inactive (high). The RESET pin can be asserted at any time during operation, resulting in an immediate initiation of the reset sequence.




Figure 5, Typical Reset Circuit

The watchdog timer provides system software integrity by detecting a program that has become lost or is not executing as expected. A system reset is generated if the watchdog timer is not properly re-initialized by a specific software sequence, or if the re-initialization does not occur before the watchdog timer times out. The watchdog timer timeout initiates the TMS370Cx5x reset sequence and drives the external RESET pin low for eight system clock cycles to reset external system components. The watchdog reset function is enabled by setting WD OVRFL RST ENA bit of T1CTL2 to 1. Once the software enables the watchdog reset function, subsequent writes to the WD OVRFL RST ENA bit are ignored. Watchdog control bits can be initialized only following a powerup reset. The timer section discusses additional information on the watchdog timer and its configurations.

The oscillator fault circuit provides the means to monitor failures of the oscillator input signal (XTAL2/CLKIN). This function is enabled under software control by setting the OSC FLT RST ENA bit of SCCR2 to 1. If the oscillator input signal frequency remains above the 90% point of the minimum operating frequency (CLKIN), the oscillator input will not to be activated. However, if the oscillator input is lost or its frequency falls below 20 kHz and the oscillator fault reset is enabled, the TMS370Cx5x is reset and the external RESET pin is driven low.

### **Reset Sources**

REGISTER	ADDRESS	PF	BIT # CONTROL BIT		SOURCE OF RESET
SCCR0	1010h	P010	7	COLD START	Cold or Warm start reset
SCCR0	1010h	P010	4 OSC FLT FLAG		Oscillator out of range
T1CTL2	104Ah	P04A	5	WD OVRFL INT FLAG	Watchdog timer timeout



#### SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

When an oscillator input failure occurs, the internal clocks are stopped and RESET is held active until the oscillator input frequency is greater than 100 kHz typical. If the OSC FLT RST ENA bit of SCCR2 is set to 0, the fault detection circuit independently sets the OSC FLT FLAG of SCCR0 without generating a system reset. The OSC FLT RST ENA bit is protected during non-privileged operation and therefore should be software configured during the initialization sequence following system reset. During a HALT mode, the oscillator fault circuitry will be disabled.

During a microcontroller reset, the majority of the peripheral file bits are set to 0, with the exception of the bits shown in the following table. During all reset, the COLD START, OSC FLT FLAG, and the WD OVRFL FLAG are appropriately set by the active reset and may be interrogated by the program to determine the source of the system reset. Registers A and B are set to zero during all resets. The other registers are not affected by a reset under power (warm reset).

#### Control Bit States Following Reset

REGISTER	OCHEROL RIT	POWER-UP	WARM RESET		
HEGISTEN	CONTROL BIT	POWER-UP	MICROCOMPUTER	MICROPROCESSOR	
SCCR0	μΡ/μC MODE	0	0	1	
SCCR0	MC PIN DATA	0	0	1	
SCCR0	COLD START	1	l +	†	
SCCR0	OSC FLT FLAG	0	1 †	i i	
T1CTL2	WD OVRFL FLAG	0	1 +	l <del>i</del>	
TXCTL	TX EMPTY	1	l i	l i	
TXCTL	TXRDY	1	1	1	
ADSTAT	AD READY	1	1	1	

[†] Status bit corresponding to active reset source is set to 1.

#### Interrupts

The TMS370 family software programmable interrupt structure supports flexible on-chip and external interrupt configurations to meet realtime interrupt-driven application requirements. The hardware interrupt structure incorporates two priority levels as shown in Figure 6. Interrupt level 1 has a higher priority than interrupt level 2. The two priority levels can be independently masked by the global interrupt mask bits (IE1 and IE2) of the Status Register.

Each system interrupt is independently configured on either the high or low priority chain by the application program during system initialization. Within each interrupt chain, the interrupt priority is fixed by the position of the system interrupt. However, since each system interrupt is selectively configured on either the high or low priority interrupt chain, the application program can elevate any system interrupt to the highest priority. Arbitration between the two priority levels is performed within the CPU. Arbitration within each of the priority chains is performed within the peripheral modules to support interrupt expansion to future modules. Pending interrupts are serviced upon completion of current instruction execution, depending on their interrupt mask and priority conditions.

The TMS370Cx5x has ten hardware system interrupts as shown in the following table (page 18). Each system interrupt has a dedicated interrupt vector located in program memory through which control is passed to the interrupt service routines. A system interrupt may have multiple interrupt sources. (e.g., SCI RXINT has two interrupt sources). All of the interrupt sources are individually maskable by local interrupt enable control bits in the associated peripheral file. Each interrupt source FLAG bit is individually readable for software polling or to determine which interrupt source generated the associated system interrupt.



# TMS370Cx5x 8-BIT MICROCONTROLLERS

SPNS010B - DECEMBER 1986 - REVISED JULY 1992

## **Hardware System Interrupts**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	VECTOR INTERRUPT	PRIORITYS
External RESET Watchdog Overflow Oscillator Fault Detect	COLD START WD OVRFL INT FLAG OSC FLT FLAG	RESETT	7FFEh, 7FFFh	1
External INT1	INT1 FLAG	INT1†	7FFCh, 7FFDh	2
External INT2	INT2 FLAG	INT2†	7FFAh, 7FFBh	3
External INT3	INT3 FLAG	INT3†	7FF8h, 7FF9h	4
SPI RX/TX Complete	SPI INT FLAG	SPIINT	7FF6h, 7FF7h	5
Timer 1 Overlfow Timer 1 Compare 1 Timer 1 Compare 2 Timer 1 External Edge Timer 1 Input Capture Watchdog Overflow	T1 OVRFL INT FLAG T1C1 INT FLAG T1C2 INT FLAG T1EQE INT FLAG T1IC INT FLAG WD OVRFL INT FLAG	T1INT‡	7FF4h, 7FF5h	6
SCI RX Data Register Full SCI RX Break Detect	RXRDY FLAG BRKDT FLAG	RXINTT	7FF2h, 7FF3h	7
SCI TX Data Register Empty	TXRDY FLAG	TXINT	7FF0h, 7FF1h	8
Timer 2 Overflow Timer 2 Compare 1 Timer 2 Compare 2 Timer 2 External Edge Timer 2 Input Capture 1 Timer 2 Input Capture 2	T2 OVRFL INT FLAG T2C1 INT FLAG T2C2 INT FLAG T2EDGE INT FLAG T2IC1 INT FLAG T2IC1 INT FLAG	T2INT	7FEEh, 7FEFh	9
A-D Conversion Complete	AD INT FLAG	ADINT	7FECh, 7FEDh	10

[†] Releases microcontroller from STANDBY and HALT low power modes.

[‡] Releases microcontroller from STANDBY low power mode.

[§] Relative priority within an interrupt level.




Figure 6. Interrupt Control

Six of the system interrupts are generated by on-chip peripheral functions, and three external interrupts are supported. Software configuration of the external interrupt is performed through the INT1, INT2, and INT3 control registers in peripheral file frame 1. Each external interrupt is individually software configurable for input polarity (rising or falling) for ease of system interface. External interrupt INT1 is software configurable as either a maskable or non-maskable interrupt. When INT1 is configured as non-maskable, it cannot be masked by the individual or global enable bits. Recall that the INT1 NMI bit is protected during nonprivileged operation and therefore should be configured during the initialization sequence following reset. To maximize pin flexibility, external interrupts INT2 and INT3 can be software configured as general purpose input/output pins if the interrupt function is not required (INT1 can be similarly configured as an input pin).

SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

## privileged operation and EEPROM write protection override

The TMS370Cx5x family is designed with significant flexibility to enable the designer to software-configure the system and peripherals to meet the requirements of a broad variety of applications. The non-privileged mode of operation ensures the integrity of the system configuration once defined for an end application. Following a hardware reset, the TMS370Cx5x operates in the privileged mode, where all peripheral file registers have unrestricted read/write access and the application program will configure the system during the initialization sequence following reset. As the last step of system initialization, the PRIVILEGE DISABLE bit (SCCR2.0) will be set to 1, entering the non-privileged mode and disabling write operations to specific configuration control bits within the peripheral file. The following system configuration bits are write-protected during the non-privileged mode and must be configured by software prior to exiting the privileged mode:

REGI	STERT	CONTROL BIT			
NAME	LOCATION				
SCCR0 SCCR0	P010.5 P010.6	PF AUTO-WAIT OSC POWER			
SCCR1 SCCR1	P011.2 P011.4	MEMORY DISABLE AUTOWAIT DISABLE			
SCCR2 SCCR2 SCRR2 SCCR2 SCRR2 SCCR2	P012.0 P012.6 P012.7 P012.1 P012.2 P012.5	PRIVILEGE DISABLE PWRDWN/IDLE HALT/STANDBY INT1 NMI OSC FLT DISABLE OSC FLT RST ENA			
SPIPRI	P03F.6	SPI PRIORITY			
SPIPRI SPIPRI	P05F.6 P05F.5	SCI TX PRIORITY SCI RX PRIORITY			
T1PRI	P04F.6	T1 PRIORITY			
T2PRI	P06F.6	T2 PRIORITY			
ADPRI	P07F.6	AD PRIORITY			

[†] Identified by name and bit location within the register

The privileged bits are shown in a **bold typeface** in the following section Peripheral File Frame 1.

The Write Protection Override (WPO) mode provides an external hardware method of overriding the Write Protection Registers (WPR) of the data EEPROM on the TMS370Cx5x. The WPO mode is entered by applying a 12-V input to the MC pin after the RESET pin input goes high. The high voltage on the MC pin during the WPO mode is not the programming voltage for the data EEPROM or program EPROM. All EEPROM programming voltages are generated on-chip. The WPO mode provides hardware system level capability to modify the personality or calibration information in the data EEPROM while the device remains in the application, but only while requiring a 12-volt external input on the MC pin (normally not available in the end application except in a service or diagnostic environment).

## peripheral file frame 1

Peripheral File Frame 1 contains system configuration and control functions and registers for controlling EEPROM programming. The privileged bits are shown in a **bold typeface** in the Peripheral File Frames.

## Peripheral File Frame 1: System Configuration and Control Registers

ADDD	-		DITA	T 517 5		Lara	I pr	I DIE	DETA	l n=0	
ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BITO	REG	
1010h	P010	COLD	osc	PF AUTO	OSC FLT	MC PIN	MC PIN		μΡ/μC	SCCR0	
101011	1010	START	POWER	WAIT	FLAG	WPO	DATA		MODE	1	
1011h	P011				AUTOWAIT		MEMORY			SCCR1	
101111	FUII				DISABLE		DISABLE			SCONI	
40406	P012	HALT/	PWRDWN/	OSC FLT	BUS	CPU	OSC FLT	INT1	PRIVILEGE	00000	
1012h	P012	STANDBY	IDLE	RST ENA	STEST	STEST	DISABLE	NMI	DISABLE	SCCR2	
1013h	P013										
to	to	Reserved									
1016h	P016										
1017		INT1	INT1		I	T	INT1	INT1	INT1		
1017h	P017	FLAG	PIN DATA			-	POLARITY	PRIORITY	ENABLE	INT1	
		INT2	INT2		INT2	INT2	INT2	INT2	INT2		
1018h	P018	FLAG	PIN DATA		DATA DIR	DATA OUT	POLARITY	PRIORITY	ENABLE	INT2	
		INT3	INT3		INT3	INT3	INT3	INT3	INT3		
1019h	P019	FLAG	PIN DATA	_	DATA DIR	DATA OUT	POLARITY	PRIORITY	ENABLE	INT3	
101Ah	P01A	BUSY					AP	W1W0	EXE	DEECTL	
101Bh	P01B									222012	
		Reserved									
101Ch	P01C	BUSY	VPPS				_	Wo	EXE	EPCTL	
101Dh	P01D										
101Eh	P01E	Reserved									
101Fh	P01F										
	,										

### peripheral file frame 2

Peripheral File Frame 2 contains the digital I/O pin configuration and control registers. The following figure details the specific addresses, registers, and control bits within this Peripheral File Frame.

# Peripheral File Frame 2: Digital Port Control Registers

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG		
1020h	P020		Reserved									
1021h	P021		Port A Control Register 2									
1022h	P022				Port /	A Data				ADATA		
1023h	P023				Port A	Direction				ADIR		
1024h	P024				Res	erved				BPORT1		
1025h	P025				Port B Contr	ol Register 2				BPORT2		
1026h	P026				Port I	B Data				BDATA		
1027h	P027		Port B Direction									
1028h	P028				Res	erved				CPORT1		
1029h	P029				Port C Cont	rol Register 2				CPORT2		
102Ah	P02A				Port (	C Data				CDATA		
102Bh	P02B				Port C	Direction				CDIR		
102Ch	P02C				Port D Cont	rol Register 1				DPORT1		
102Dh	P02D		Port D Control Register 2									
102Eh	P02E				Port	D Data				DDATA		
102Fh	P02F				Port D	Direction				DDIR		

# Port Configuration Registers Set-up

	:	INPUT	OUTPUT	FUNCTION A	FUNCTION B (µP MODE)
PORT PIN		XPORT1 = 0† XPORT2 = 0 XDATA = y XDIR = 0	XPORT1 = 0† XPORT2 = 0 XDATA = q XDIR = 1	XPORT1 = 0† XPORT2 = 1 XDATA = x XDIR = x	XPORT1 = 1† XPORT2 = 1 XDATA = x XDIR = x
Α	0 – 7	Data In y	Data Out q	Data Bus	Reserved
В	0 – 7	Data In y	Data Out q	Low ADDR	Reserved
С	0 – 7	Data In y	Data Out q	HI ADDR	Reserved
D D	0 1 2	Data In y Data In y Data In y	Data Out q Data Out q Data Out q	CSE2 CSH3 CSH2	ÖCF
0 0 0	3 4 5 6	Data In ý Data In y Data In y	Data Out q Data Out q Data Out q	CLKOUT P/W CSPF	CLKOUT R/W EDS
D	6 7	Data In y Data In y	Data Out q Data Out q	CSET	WAIT

XPORT1 = 1 XPORT2= 0 Not Defined XDATA = xXDIR = x

† DPORT ONLY



SPNS010B — DECEMBER 1986 — REVISED JULY 1992

### low-power operating modes

The STANDBY and HALT low-power modes significantly reduce power consumption by reducing or stopping the activity of the various on-chip peripherals when processing is not required. Each of the low-power modes is entered by executing the IDLE instruction when the PWRDWN/IDLE bit in SCCR2 has been set to 1. The HALT/STANDBY bit in SCCR2 controls which low-power mode is entered.

In the STANDBY mode (HALT/STANDBY=0), all CPU activity and most peripheral module activity is stopped; however, the oscillator, internal clocks, Timer 1 and the receiver start bit detection circuit of the serial communications interface remain active. System processing is suspended until a qualified interrupt (hardware RESET, external interrupts, Timer 1 interrupt, or a low level on the receive pin of the serial communications interface) is detected.

In the HALT mode (HALT/STANDBY=1), the TMS370Cx5x is placed in its lowest power consumption mode. The oscillator and internal clocks are stopped, causing all internal activity to be halted. System activity is suspended until a qualified interrupt (hardware RESET, external interrupt, or low level on the receive pin of the serial communications interface) is detected.

POWERDOWI	CONTROL BITS	
PWRDWN/IDLE (SCCR2.6)	HALT/STANDBY (SCCR2.7)	MODE SELECTED
1	0	Standby
1	1	Halt

The following information is preserved throughout both the STANDBY and HALT modes: RAM (register file), CPU registers (stack pointer, program counter, and status register), I/O pin direction and output data, and status registers of all on-chip peripheral functions. All CPU instruction processing is stopped during the STANDBY and HALT modes, and clocking of the watchdog timer is inhibited.

### programmable timers

The two programmable timer modules of the TMS370Cx5x provide the designer with the enhanced timer resources required to perform realtime system control. The Timer 1 module contains the general-purpose timer T1 and the Watchdog timer (WD). The three independent 16-bit timers, T1, T2, and WD, allow program selection of input clock sources (realtime, external event, or pulse accumulate) with multiple 16-bit registers (input capture and compare) for special timer function control. These timers provide the capabilities for:

### **System Requirements**

Realtime System Control
Input Pulse-Width Measurement
External Event Synchronization
Timer Output Control
Pulse-Width Modulated Output Control
System Integrity

### **Timer Resource**

Interval Timers with Interrupts
Pulse-Accumulate or Input-Capture Functions
Event Counter Function

Compare Function
PWM Output Function
Watchdog Function

### timer 1 module

The timer 1 module consists of three major blocks:

- Prescaler/Clock Source, which determines the independent clock sources for the general purpose timer and the watchdog timer.
- 2. 16-bit General Purpose Timer, T1, which provides the event count, input capture, and compare functions.
- 16-bit Watchdog Timer, which may be software programmed as an event counter/pulse accumulator if the watchdog function is not desired.




Figure 7. Timer 1 Module Block Diagram



### timer 1 module prescaler/clock source

The clock source inputs for the general purpose timer and the watchdog timer are independently configured by the T1 and WD INPUT SELECT control bits of the T1CTL1 control register. The WD INPUT SELECT control bits cannot be changed after entering the watchdog mode (WD RST ENA = 1). Eight possible clock sources are programmable for each counter.

	T1 INPUT	****	OL OOK OOUDOF	WD INPUT				
SELECT 2	SELECT 1	SELECT 0	CLOCK SOURCE	SELECT 2	SELECT 1	SELECT 0		
0	0	0	System Clock	0	0	0		
0	0	1	Pulse Accumulate	0	0	1		
0	1	0	Event Input	0	1	0		
0	1 .	1	No Clock Input	0	1	1		
1	0	0	System Clock/4	1	0	0		
1 1	0	1	System Clock/16	1	0	1		
1	1	0	System Clock/64	1	1	0		
1	1	1	System Clock/256	1 1	1	1		

For realtime control applications, both the general-purpose timer and the watchdog timer are independently programmable from 16 to 24 bits in length. The 24-bit prescaler/timer generates overflow rates ranging from

13.1 ms with 200 ns timer resolution to 3.35 seconds with 51.2 µs timer resolution (external clock = 20 MHz).

In the event counter mode, an external high-to-low transition on the T1EVT pin is used to provide the clock for the internal timers. As shown in Figure 8, the T1EVT input provides the timer clock and is not routed through the prescaler. The T1EVT external clock frequency may not exceed the system clock frequency divided by 2. The general-purpose timer and the watchdog timer are programmable as 16-bit event counters.

In the pulse accumulate mode, an external input on the T1EVT pin is used to gate the internal system clock to the internal timers. While T1EVT input is logic 1, the timers will be clocked at the system clock rate and will accumulate system clock pulses until the T1EVT pin returns to logic 0. Both the general purpose timer and the watchdog timer are programmable as 16-bit pulse accumulators.




Figure 8. Timer 1 Counter Prescaler



### timer 1 general purpose timer

The 16-bit general purpose timer, T1, is composed of a 16-bit resettable counter, a 16-bit compare register and associated compare logic, and a 16-bit register that functions as a capture register in one mode and a compare register in the other mode. The T1 MODE bit selects whether T1 operates in the Capture/Compare mode or the Dual Compare mode.




Figure 9. Timer 1 — General Purpose Timer

The counter is a free-running, 16-bit up-counter, clocked by the output of the Prescaler/Clock source. During initialization the counter is loaded with 0000h and begins its up-count. If the counter is not reset before reaching FFFFh, the counter will roll over to 0000h and continue counting. Upon counter roll-over, the T1 OVRFL INT FLAG is set to 1, and a timer interrupt is generated if the T1 OVRFL INT ENA bit is set to 1.

The counter may be reset to 0000h during counting by either, 1) writing a 1 to the T1 SW RESET bit, 2) a compare equal condition from the dedicated T1 compare function, or 3) an external pulse on the T1 IC/CR pin (Dual Compare mode). The designer may select via software (T1EDGE POLARITY bit) which external transition, low-to-high or high-to-low, on the T1IC/CR pin will cause the counter to be reset.

Special circuitry prevents the 16-bit registers, including the Counter, Compare, or Capture registers, from changing in the middle of a 16-bit read or write operation. When reading a 16-bit register, read the LSB first, then read the MSB. When writing to a 16-bit register, write the MSB first, then write the LSB. Take care to prevent accesses to another 16-bit register within this module during a 16-bit read or write. Such accesses might occur during the interrupt routines.

The timer 1 module has three I/O pins used for the functions as shown in the following table. Any of these three pins not used in a timer application may be individually configured as general purpose digital I/O pins by the timer 1 module port control registers (T1PC1 and T1PC2).


Timer 1 Module I/O Pin Functions

PIN	DUAL COMPARE MODE	CAPTURE/COMPARE MODE
T1IC/CR	Counter Reset input	Input Capture input
T1PWM	PWM output	Compare output
T1EVT	External Event input or Pulse Accumulate input	External Event input or Pulse Accumulate input



The **Dual Compare mode** (T1 MODE = 0) provides two compare registers, an external resettable counter, and a timer output pin. These allow the timer to act as an interval timer, a PWM output, simple output toggle, or many other timer functions. The Dual Compare mode as shown in Figure 10 continuously compares the contents of the two compare registers to the current value of the 16-bit counter. If a timer compare register equals the counter, the circuit sets the associated interrupt flag to 1 and toggles the T1PWM output pin if enabled, and/or generates a Timer 1 interrupt. An output compare equal condition from the dedicated compare register can also initiate a counter reset. A programmable interval timer function, selected by using the compare equal condition to generate a system interrupt and the counter reset function, generates a periodic interrupt.

Either compare function may be used to toggle the T1PWM output pin when a timer compare equal occurs, while the other compare function may be used for another system timing function. Using both compare functions to control the T1PWM pin allows direct PWM generation with minimal CPU software overhead. In typical PWM applications, the compare register is written with the periodic interval and is configured to allow counter reset on compare equal, and the Capture/Compare register is written with the pulse width to be generated within that interval. The program pulse width may be changed by the application program during the timer operation to alter the PWM output. For high-speed control applications, a minimum pulse width of 200 ns and a period as low as 400 ns can be maintained when using a clock of 20 MHz.



NOTE 2: The numbers on the diagram such as 4C.0, identify the register and the bit in the peripheral frame. For example, the actual address of 4C.0 is 104Ch, bit 0, in the T1CTL4 register.


Figure 10. Timer 1 - Dual Compare Mode



SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

In addition, a PWM output that is initiated by a transition on an external pin is provided by the timer hardware to support time-critical control applications. Typically, in these applications an external input (T1IC/CR) is used to reset the counter, generate a timer interrupt, and toggle the T1 PWM pin to start the PWM output. The compare function will then toggle the output after the programmed pulse width has elapsed. The input edge detect function is enabled under program control by the T1CR DET ENA bit, and upon the next occurrence of the selected edge transition, the T1EDGE INT FLAG bit is set to 1, a timer interrupt is generated (if T1EDGE INT ENA = 1), and the T1PWM output pin is toggled (if T1CR OUT ENA = 1). Selection of the active input transition is under control of T1EDGE POLARITY. In the Dual Compare mode, the edge detect function must be re-enabled after each valid edge detect.

In the Capture/Compare mode (T1 MODE = 1), T1 is configured to provide one input capture register for external timing and pulse width measurement, and one compare register for use as a programmable interval timer. The compare register in this mode functions the same as in the Dual Compare mode described above, including the ability to toggle the PWM pin. The capture/compare register functions in this mode as a 16-bit input capture register, as shown in Figure 11. On the occurrence of a valid input on the T1IC/CR pin, the current counter value is loaded into the 16-bit input capture register, the T1EDGE INT FLAG is set to 1, and a timer interrupt is generated (if T1EDGE INT ENA = 1). The input detect function is enabled by the T1EDGE DET ENA bit, with T1EDGE POLARITY selecting the active input transition. In the Capture/Compare mode, the edge detect function, once enabled, remains enabled following a valid edge detect.



NOTE 2: The numbers on the diagram, such as 4C.0, Identify the register and the bit in the peripheral frame. For example, the actual address of 4C.0 is 104Ch, bit 0, in the T1CTL4 register.

Figure 11. Timer 1 — Capture/Compare Mode




#### timer 1 module watchdog timer

The watchdog timer, contained in the timer 1 module, is a free-running 16-bit resettable up-counter clocked by the output of the Prescaler/Clock Source. The timer is software configured as either a watchdog timer to protect against system software failures and errors, or as a general purpose timer if the watchdog function is not desired. The 16-bit up-counter is programmable (via the WD OVRFL TAP SEL bit) to set the initial count at either 0000h or 8000h. The current value of the watchdog timer may be read at any time during its operation.

In the watchdog mode (WD OVRFL RST ENA = 1), the timer will generate a system reset if the timer is re-initialized by an incorrect value or if the counter overflows. The required re-initialization frequency is determined by the system clock frequency, the prescaler/clock source selected, and whether the WD OVRFL TAP SEL bit is set for a 15 or 16 bit counter rollover. With a clock = 20 MHz, the watchdog timer overflow rates range from 6.55 ms to 3.35 seconds. These values are selected prior to entering the watchdog mode because once the software enables the watchdog reset function (WD OVRFL RST ENA set to 1), subsequent writes to these control bits are ignored. Writes to these watchdog control bits can occur only following a powerup reset, which enhances watchdog timer system software integrity.

The watchdog timer is re-initialized by writing a predefined value to the watchdog reset key (WDRST) located in the peripheral file. The proper reset key alternates between 55h and AAH, beginning with 55h following the enable of the watchdog reset function. Writes of the correct value must occur prior to the timer overflow period. A write of any value other than the correct predefined value to the watchdog reset key will be interpreted as a lost program and a system reset will be initiated. A watchdog timer overflow or incorrect reset key will set the WD OVRFL INT FLAG bit to 1 and may be interrogated by the program following system reset to determine the source of the reset.

In the non-watchdog mode (WD OVRFL RST ENA = 0), the watchdog timer may be used as an event counter, pulse accumulator, or as an interval timer. In this mode, the system reset function is disabled. The watchdog counter is re-initialized by writing any value to the watchdog reset key (WDRST). When used as an interval timer, the timer overflow interval is determined by the system clock frequency, the prescaler/clock source value selected, and the value of the WD OVRFL TAP SEL bit. If the WD counter is not reset before overflowing, the counter will roll over to either 0000h or 8000h, as determined by the WD OVRFL TAP SEL bit, and continue counting. Upon counter overflow, the WD OVRFL INT FLAG is set to 1 and a timer interrupt is generated if the WD OVRFL INT ENA bit is set to 1. Alternately, an external input on the T1 EVT pin may be used with the watchdog timer to provide an additional 16-bit event counter or pulse accumulator.



Flaure 12, Watchdog/General Purpose Timer



ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG		
1040h	P040	Bit 15			Counte	r MSB			Bit 8	T1CNTR		
1041h	P041	Bit 7	Bit 7 Counter LSB Bit 0									
1042h	P042	Bit 15	Bit 15 Compare Register MSB Bit 8									
1043h	P043	Bit 7	Bit 7 Compare Register LSB Bit 0									
1044h	P044	Bit 15		С	apture/Compa	re Register MS	В		Bit 8	TICC		
1045h	P045	Bit 7		C	apture/Compa	re Register LS	В		Bit 0	1100		
1046h	P046	Bit 15			Watchdog C	ounter MSB			Bit 8	WDCNTR		
1047h	P047	Bit 7			Watchdog C	ounter LSB			Bit 0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
1048h	P048				Watchdog	Reset Key				WDRST		
1049h	P049	WD OVRFL TAP SELT	WD INPUT SELECT21	WD INPUT SELECT1T	WD INPUT SELECTOT	_	T1INPUT SELECT2	T1INPUT SELECT1	T1INPUT SELECT0	T1CTL1		
104Ah	P04A	WD OVRFL RST ENAT	WD OVRFL INT ENA	WD OVRFL INT FLAG	TI OVRFL INT ENA	T1 OVRFL INT FLAG	_	_	T1 SW RESET	T1CTL2		
Mode:	lode: Dual Compare											
104Bh	P04B	T1EDGE INT FLAG	T1C2 INT FLAG	T1C1 INT FLAG		_	T1EDGE INT ENA	T1C2 INT ENA	T1C1 INT ENA	T1CTL3		
104Ch	P04C	T1 MODE = 0	T1C1 OUT ENA	T1C2 OUT ENA	T1C1 RST ENA	T1CR OUT ENA	T1EDGE POLARITY	T1CR RST ENA	T1EDGE DET ENA	T1CTL4		
Mode:	Captur	e/Compare								,		
104Bh	P04B	T1EDGE INT FLAG	_	T1C1 INT FLAG	_	_	T1EDGE INT ENA	_	T1C1 INT ENA	T1CTL3		
104Ch	P04C	T1 MODE = 1	T1C1 OUT ENA	_	T1C1 RST ENA		T1EDGE POLARITY	_	T1EDGE DET ENA	T1CTL4		
						,				,		
104Dh	P04D	_	-	_	_	T1EVT DATA IN	T1EVT DATA OUT	T1EVT FUNCTION	T1EVT DATA DIR	T1PC1		
104Eh	P04E	T1PWM DATA IN	T1PWM DATA OUT	T1PWM FUNCTION	T1PWM DATA DIR	T1IC/CR DATA IN	T1IC/CR DATA OUT	T1IC/CR FUNCTION	T1IC/CR DATA DIR	T1PC2		
104Fh	P04F	T1 STEST	T1 PRIORITY	_	_	_	emena	_		T1PRI		

[†] Once the WD OVRFL RST ENA bit is set, these bits cannot be changed until after a full power-down cycle has been completed.

The formulas in Figure 13 show the calculations for the resulting time, given values in the compare registers T1C and T1CC.

time = 
$$\left(\frac{4}{\text{CLKIN}}\right)$$
 (prescale) (compare + 1)  
or  
time =  $t_{\text{C}}$  (prescale) (compare + 1)

Figure 13. Timer 1 Compare Register Formulas



#### timer 2 module

Timer 2 consists of a clock source block and a 16-bit general purpose timer that provides the event count, input capture, and compare functions.




Figure 14. Timer 2 Module Block Diagram

#### timer 2 clock source

The clock source input for the general purpose timer is configured by the T2 INPUT SELECT control bits of the T2CTL1 control register. The four programmable clock sources for the general purpose counter are system clock, pulse accumulate, event input, or no clock input (counter stopped). When using the system clock input, the 16-bit timer generates an overflow rate of 13.1 ms with 200 ns resolution (clock = 20 MHz).

In the **event counter mode**, the general purpose timer is programmable as a 16-bit event counter. An external low-to-high transition on the T2EVT pin is used to provide the clock for the internal timer. The T2EVT external clock frequency may not exceed the system clock frequency divided by 2.

In the **pulse accumulate mode**, the general purpose timer is programmable as a 16-bit pulse accumulator. An external input on the T2EVT pin is used to gate the internal system clock to the internal timers. While T2EVT input is logic 1, the timers will be clocked at the system clock rate and will count system clock pulses until the T2EVT pin returns to logic zero.




Figure 15. Timer 2 Clock Select



### timer 2 general purpose timer

The 16-bit general purpose timer, T2, is composed of a 16-bit resettable counter, 16-bit compare register with associated compare logic, a 16-bit capture register, and a 16-bit register that functions as a capture register in one mode and a compare register in the other mode. The T2 MODE bit selects whether T2 operates in the Dual Compare mode or the Dual Capture mode.

The counter is a free-running 16-bit up-counter, clocked by the system clock, external event, or system clock while external event active (pulse accumulate). During initialization, the counter is loaded with 0000h and begins its up-count. If the counter is not reset before reaching FFFFh, the counter will roll over to 0000h and continue counting. Upon counter roll-over, the T2_OVRFLINT FLAG is set to 1, and a timer interrupt is generated if the T2_OVRFL INT ENA bit is set to 1.

The counter may be reset to 0000h during counting by either; 1) writing a 1 to the T2 SW RESET bit, 2) a compare equal condition from the dedicated T2 compare function, or 3) an external pulse on the T2IC1/CR pin (Dual Compare mode). The designer may select via software (T2CR POLARITY bit) which external transition, low-to-high or high-to-low, on the T2IC1/CR pin will cause the counter to be reset.

Special circuitry prevents the 16-bit registers, including the Counter, Compare, or Capture registers, from changing in the middle of a 16-bit read or write operation. When reading a 16-bit register, read the LSB first and then read the MSB. When writing to a 16-bit register, write the MSB first and then write the LSB. The register value will not change between reading or writing the bytes when done in this order.

Timer 2 has three I/O pins used for functions as shown in the table below. Any of these three pins not used in a timer application may be individually configured as general purpose digital I/O pins by the Timer 2 port control registers (T2PC1 and T2PC2).

Timer 2 I/0 Pin Functions

PIN	DUAL COMPARE MODE	DUAL CAPTURE MODE
T2IC1/CR T2IC2/PWM T2EVT	Counter reset input. PWM output. External event input or pulse accumulate input.	Input Capture 1 input. Input Capture 2 input. External event input or pulse accumulate input.

The **Dual Compare mode** (T2 MODE = 0) provides two compare registers, an external resettable counter, and a timer output pin. These allow the timer to act as a interval timer, a PWM output, simple output toggle, or many other timer functions. In this mode, the capture/compare register functions as a 16-bit read/write compare register, as shown in Figure 16. The operation of T2 is identical to T1 while operating in the dual compare mode.

In the **Dual Capture mode** (T2 MODE = 1), T2 is configured to provide one compare register for use as a programmable interval timer, and two input capture registers for external input timing and pulse width measurement. In this mode the capture/compare register functions as a 16-bit input capture register, as shown in Figure 17. Each capture input pin (T2IC1/CR and T2IC2/PWM) has an input edge detect function enabled by the associated DET ENA control bit, with the associated POLARITY bit selecting the active input transition. On the occurrence of a valid input on the T2IC1/CR or T2IC2/PWM pin, the current counter value is loaded into the 16-bit capture/compare and 16-bit input capture register, respectively. In addition, the respective input capture INT FLAG is set to 1 and a timer interrupt is generated if the respective INT ENA is set to 1.

### SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992




Figure 16. Timer 2— Dual Compare Mode




Figure 17. Timer 2— Dual Capture Mode



Peripheral	File	Frame 6:	Timer 2	2 Module	Control	Registers
------------	------	----------	---------	----------	---------	-----------

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG	
1060h	P060	Bit 15			T2 Count	er MSB			Bit 8	T2CNTR	
1061h	P061	Bit 7 T2 Counter LSB Bit 0									
1062h	P062	Bit 15	Bit 15 T2 Compare 1 Register MSB Bit 8								
1063h	P063	Bit 7		-	T2 Compare 1	Register LSB			Bit 0	T2C	
1064h	P064	Bit 15		T2 Ca	apture 1/Compa	are 2 Register	MSB		Bit 8		
1065h	P065	Bit 7		T2 C	apturę 1/Comp	are 2 Register	LSB		Bit 0	T2CC	
1066h	P066	Bit 15			T2 Capture Re	gister 2 MSB			Bit 8		
1067h	P067	Bit 7			T2 Capture Re	gister 2 LSB			Bit 0	T2IC	
1068h 1069h	P068 P069				Reser	ved					
106Ah	P06A		_	_	T2OVRFL INT ENA	T2OVRFL INT FLAG	T2INPUT SELECT1	T2INPUT SELECT0	T2 SW RESET	T2CTL1	
Mode:	Dual C	ompare									
106Bh	P06B	T2EDGE1 INT FLAG	T2C2 INT FLAG	T2C1 INT FLAG	_	_	T2EDGE1 INT ENA	T2C2 INT ENA	T2C1 INT ENA	T2CTL2	
106Ch	P06C	T2 MODE = 0	T2C1 OUT ENA	T2C2 OUT ENA	T2C1 RST ENA	T2EDGE1 OUT ENA	T2EDGE1 POLARITY	T2EDGE1 RST ENA	T2EDGE1 DET ENA	T2CTL3	
Wode:	Dual C	apture									
106Bh	P06B	T2EDGE1 INT FLAG	T2EDGE2 INT FLAG	T2C1 INT FLAG	-	_	T2EDGE1 INT ENA	T2EDGE2 INT ENA	T2C1 INT ENA	T2CTL2	
106Ch	P06C	T2 MODE = 1		_	T2C1 RST ENA	T2EDGE2 POLARITY	T2EDGE1 POLARITY	T2EDGE2 DET ENA	T2EDGE1 DET ENA	T2CTL3	
106Dh	P06D	-	_	_		T2EÝT DATA IN	T2EVT DATA OUT	T2EVT FUNCTION	T2EVT DATA DIR	T2PC1	
106Eh	P06E	T2IC2/PWM DATA IN	T2IC2/PWM DATA OUT	T2IC2/PWM FUNCTION	T2IC2/PWM DATA DIR	T2IC1/CR DATA IN	T2IC1/CR DATA OUT	T2IC1/CR FUNCTION	T2IC1/CR DATA DIR	T2PC2	
106Fh	P06F	T2 STEST	T2 PRIORITY	_	_		_	_	_	T2PRI	

The formulas in Figure 18 show the calculations for the resulting time, given values in the compare registers T2C and T2CC.

$$\begin{array}{ll} \text{time} &= \left(\frac{4}{\text{CLKIN}}\right) \text{ (prescale) (compare } + \text{ 1)} \\ & \text{or} \\ \\ & \text{time} = t_{c} \text{ (prescale) (compare } + \text{ 1)} \end{array}$$


Figure 18. Timer 2 Compare Register Formulas



#### serial peripheral interface (SPI)

The Serial Peripheral Interface (SPI) is a high-speed synchronous serial I/O port that allows a serial bit stream of programmed length (one to eight data bits) to be shifted into or out of the device at a programmed bit transfer rate. The SPI is normally used for communications between the microcontroller and external peripherals or another microcontroller. Typical applications include external I/O or peripheral expansion using devices such as shift registers, display drivers, A/D converters, etc. Multiprocessor communications are also supported by the master/slave operation of the SPI.

Three I/O pins are associated with the SPI. These include the SPI slave-in master-out (SPISIMO), SPI slave-out master-in (SPISOMI), and SPI serial clock (SPICLK). These I/O pins can be configured for three-wire full-duplex transmit/receive or two-wire receive or transmit only. Any of these three pins not used in an SPI application may be individually configured as general purpose digital I/O pins controlled by SPIPC1 and SPIPC2.



† Diagram shown in SLAVE mode.

Figure 19. SPI Block Dlagram†

A variety of multiprocessor configurations can be supported, ranging from single master with multiple slaves to multi-master systems. General purpose I/O pins can be used to implement the slave enables and multi-master hardware handshakes between microcontrollers in the network.

The MASTER/SLAVE bit of the SPICTL control register determines if the SPI operates in the master or slave mode. Master or slave data transmission can be disabled by writing a zero to the TALK bit of the SPICTL control register, forming a two-wire receive-only network (SPICLK and data in).

In the **master mode** (MASTER/SLAVE = 1), the SPI provides the serial clock on the SPICLK pin for the entire serial communications network. The SPICCR register (SPI BIT RATE2, RATE1, RATE0) determines the bit transfer rate for the network, both transmit and receive. For any specific system clock frequency, there are eight data transfer rates that can be selected by these control bits. The data transfer rate is defined by selecting a one-of-eight divide-by of the system clock frequency (divide-by-2, -4, -8, -16, -32, -64, -128, and -256).



SPNS010B - DECEMBER 1986 - REVISED JULY 1992

SPI Baud Rate =  $\frac{\text{CLKIN}}{8 \times 2^{\text{b}}}$ where b = bit rate in SPICCR bit 3, 4, 5 (range 0 - 7).

Data written to the SPIDAT register initiates data transmission on the SPISIMO pin, MSB of data transmitted first.Simultaneously, received data is shifted in through the SPISOMI pin into the SPIDAT register, and upon completion of transmitting the selected number of bits, the data is transferred to the SPIBUF (double buffered receiver) for reading by the CPU to permit new transactions to take place. Data is shifted into the SPI (the most significant bit first), there it is stored right-justified in the SPIBUF. To receive a character when operating as a master, data must be written to the SPIDAT to initiate the transaction. When the specified number of data bits have been shifted into or out of the SPIDAT register, the SPI INT FLAG bit is set and if the SPI INT ENA bit is set to one, an Interrupt is asserted.

In the slave mode (MASTER/SLAVE = 0), data shifts out on the SPISOMI pin and in on the SPISIMO pin. The SPICLK pin is used as the input for the serial shift clock, which is supplied from the external network master. The transfer rate is defined by the input clock on the SPICLK pin, which is supplied from the network master. The SPICLK input frequency should be no greater than system clock frequency divided by eight.

Data written to the SPIDAT register will be transmitted to the network when the SPICLK is received from the network master. To receive data, the SPI waits for the network master to send SPICLK and then shifts the data on the SPISIMO pin into the SPIDAT register. If data is to be transferred by the slave simultaneously, it must be written to the SPIDAT register prior to the beginning of SPICLK.

Compatibility with the broadest range of existing peripheral devices is provided by the SPI through its software programmable transmit/receive character length, bit transfer rate, and clock polarity. A character length from one to eight data bits is selected by writing to the SPICCR control register (SPI CHAR2, CHAR1, and CHAR0) to specifically match the peripheral's data length requirements, thereby not requiring the overhead of data bit padding during communications. Applications requiring more than eight bits of serial data use multiple back-to-back SPI operations.

External peripherals enable output data on either the rising or the falling edge of the serial clock, while latching incoming data on the opposite edge. The SPI supports data transfer using either of these approaches. The CLOCK POLARITY bit controls the steady-state or at-rest condition of the SPICLK signal. This bit affects both master and slave modes of operation. When CLOCK POLARITY is set to 1, the at-rest level of SPICLK is a logic 1. Data is enabled at the output on the falling edge of SPICLK, and data is latched by the network master and slaves on the rising edge of SPICLK. When CLOCK POLARITY is set to 0, the at-rest level of SPICLK is a logic 0. Data is enabled for output on the rising edge of SPICLK, and data is latched by the network master on the falling edge of SPICLK.

SPNS010B — DECEMBER 1986 — REVISED JULY 1992

# Peripheral File Frame 3: Serial Peripheral Interface (SPI) Control Registers

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG		
1030h	P030	SPI SW RESET	CLOCK POLARITY	SPI BIT RATE2	SPI BIT RATE1	SPI BIT RATE0	SPI CHAR2	SPI CHAR1	SPI CHAR0	SPICCR		
1031h	P031	RECEIVER OVERRUN	SPI INT FLAG	_			MASTER/ SLAVE	TALK	SPI INT ENA	SPICTL		
1032h to 1036h	P032 to P036		Reserved									
1037h	P037		SPI Receive Data Buffer Register									
1038h	P038	Reserved										
1039h	P039	SPI Serial Data Register										
103Ah to 103Ch	P03A to P03C	Reserved										
103Dh	P03D		_	_	_	SPICLK DATA IN	SPICLK DATA OUT	SPICLK FUNC- TION	SPICLK DATA DIR	SPIPC1		
103Eh	P03E	SPISIMO DATA IN	SPISIMO DATA OUT	SPISIMO FUNC- TION	SPISIMO DATA DIR	SPISOMI DATA IN	SPISOMI DATA OUT	SPISOMI FUNC- TION	SPISOMI DATA DIR	SPIPC2		
103Fh	P03F	SPI STEST	SPI PRIORITY	SPI ESPEN	_	_		_	_	SPIPRI		

#### serial communications interface (SCI)

The Serial communications Interface (SCI) is a full-duplex serial I/O port that supports standard NRZ serial communications in a programmed data format (start bit, 1 to 8 data bits, parity even/odd/off, one or two stop bits) at a variety of programmable baud rates. High-speed isosynchronous communications, as well as standard asynchronous communications, are supported for interfacing to peripheral devices. The isosynchronous communications mode combines features of the asynchronous mode with a synchronizing clock signal. The isosynchronous mode has the same format as the asynchronous mode using start, stop, parity, and data bits, but it it uses one serial clock cycle per bit to achieve a much higher transmission speed. Multiprocessor communications using idle line wake-up and address bit wake-up protocols are also supported by the SCI transmit and receive hardware.

As shown in Figure 20, the SCI receiver and transmitter are double buffered to reduce the possibility of overwriting data prior to the previous data being read or transmitted from the SCI.





Figure 20. SCI Block Diagram

The SCI provides independent interrupt requests and vectors for the receiver and transmitter. Interrupts requested by the SCI receiver and SCI transmitter can be software programmed onto different priority levels by the SCI RX PRIORITY and SCI TX PRIORITY control bits. When SCI interrupt requests are made on the same level, the receiver always has higher priority than the transmitter to reduce the possibility of receiver overrun. An SCI TXINT interrupt is asserted whenever TXBUF is transferred to TXSHF. An SCI RXINT interrupt is asserted whenever the SCI receives a complete frame (RXSHF transfers to RXBUF) or when a break detect condition occurs (SCIRXD is low for 10 bit periods following a stop bit).

If the TMS370Cx5x has been placed in HALT or STANDBY low-power mode with the SCI RX INT ENA bit = 1, the detection of the start bit (one-to-zero transition) by the SCI receiver initiates receipt of the SCI input, exits the low power mode, activates the microcontroller (CPU, clocks, on-chip peripherals), and initiates execution of the SCI RXINT interrupt service routine. To ensure valid data receipt of the first frame, the baud rate must be slow enough for the SCI to sample for a valid start bit after exiting from the power down mode, or the first data byte must be ignored.

The SCI transmitter and receiver are functionally independent to support full-duplex communications; however, they use the same data format, baud rate, communications mode, and multiprocessor communications protocol. The SCICCR control register selects the transmit and receive data format. Figure 21 shows the SCI data format of one frame of information, which consists of an idle line (logic 1), one start bit (logic 0), one to eight data bits, an address bit (if in address bit wake-up mode), a parity bit (if enabled), and one or two stop bits (logic 1). The character length of one to eight data bits is selected by the SCI CHAR2, SCI CHAR1, and SCI CHAR0 control bits. Parity on/off is selected by PARITY ENABLE with the EVEN/ODD PARITY bit selecting the type. Parity generation and verification is performed in the SCI hardware, requiring no CPU calculation overhead. One or two stop bits for transmission are selected by the STOP BITS control bit. The receiver checks for one stop bit on incoming data.



Address Bit Wake-up


Frame Options:

1 to 8 Data Bits Even, Odd, No Parity

1-2 Stop Bits

Figure 21. Frame Formats

The SCI communications mode is selected by the ASYNC/ISOSYNC control bit. The transmit and receive data format as described above are identical in both communication modes. In the **asynchronous mode** (ASYNC/ISOSYNC = 1), the external communications interface consists of the SCITXD and SCIRXD plns with an optional SCICLK input for driving the internal SCICLK. The transmit baud rate is 1/16 that of the SCICLK frequency. The receiver internally samples the data input at 16 times the bit rate. The receiver uses majority vote sampling on the seventh, eighth, and ninth SCICLK periods to determine the value of the start bit, data bits, parity, and first stop bit. Asynchronous data rates are supported up to 156K baud (SYSCLK/2²¹ to SYSCLK/32) at 20 MHz.



Texas Instruments

The **Isosynchronous mode** (ASYNC/ISOSYNC = 0) has the same format as the asynchronous mode, consisting of a start bit, one to eight data bits, an even/odd/no parity bit, and one or two stop bits, but uses an additional synchronizing clock to support high speed serial communications. The external system interface consists of the SCITXD and SCIRXD pins and a continuous synchronizing clock on on the SCICLK pin. Isosynchronous transmit and receive data is clocked at a rate equal to the SCICLK rate, and receiver values are read on a single sample basis. Isosynchronous data rates with synchronizing SCICLK are supported up to 2.5M baud (SYSCLK/2¹⁷ to SYSCLK/2) at 20 MHz.




Figure 23. Isosynchronous Mode

The CLOCK bit in SCICTL determines whether the SCI clocking signal comes in from an external source through the SCICLK pin or goes out through SCICLK after generation in the integral baud rate timer. The isosynchronous mode baud rate equals the SCICLK rate; the asynchronous mode baud rate 1/16 the SCICLK rate. The maximum frequency of an external clock source can be no greater than 1/10 the system clock frequency. The frequency of the SCICLK when generated by the internal baud rate timer given by the formula.

$$SCICLK = \frac{CLKIN}{8(Baud Rate Reg + 1)}$$

The baud rate using the internal clock equals the SCICLK rate in the isosynchronous mode and equals 1/16 the SCICLK in the asynchronous mode. The 16-bit baud rate register allows the selection of many different standard baud rates.

Asynchronous Baud Rate = 
$$\frac{CLKIN}{128(Baud Rate Reg + 1)}$$

Isosynchronous Baud Rate = 
$$\frac{\text{CLKIN}}{8(\text{Baud Rate Reg + 1})}$$

#### NOTE

When an external serial clock signal is used, the maximum SCICLK frequency is CLKIN/40.

#### SPNS010B - DECEMBER 1986 - REVISED JULY 1992

In both asynchronous and isosynchronous modes, if the transmitter is enabled (TXENA = 1), SCI transmission is initiated following a CPU write to the TXBUF register. This sets TX EMPTY to 0; TXSHF is loaded from TXBUF, TXRDY flag is set to 1, and if SCITX INT ENA is set to 1, SCI transmit interrupt (TXINT) will be asserted. Another write may then be performed to the TXBUF; if not, the transmitter idles (SCITXD outputs continuous high), and TX EMPTY is set to 1 (both TXBUF and TXSHF are empty) until the next write to TXBUF.

In both asynchronous and isosynchronous modes, when a frame is fully received, RXBUF is loaded from RXSHF, the error status bits are set accordingly, RXRDY flag is set to 1, and if SCI RX INT ENA is set to 1, an SCI receiver interrupt (RXINT) will be asserted. The SCI receiver performs extensive error checking during data bit reception and provides individual error flags for parity error (PE), overrun error (OE), framing error (FE), and break detect (BRKDT) for application program querying.

The SCI supports two multiprocessor communication formats to allow efficient transfer of information between many microcontrollers on the same serial data link. Information is typically transferred as a block of data from a source to a destination, with the destination address identified at the beginning of the block. The SCI has the ability to inhibit all SCI receiver flags and interrupts until a start of a block of data (a destination address) is identified. When a block start is identified, the SCI initiates the following sequence for both multiprocessor communication formats:

- The serial port wakes up at the start of the block and receives the first frame (containing the destination address).
- A software routine responds to the SCI receiver interrupt and checks the incoming byte against its address byte stored in memory.
- If the block is addressed to the microcontroller, the SCI remains active and the CPU reads the rest of the block. If the address does not compare, the software routine puts the serial port to sleep and the SCI will inhibit all SCI receiver flags and interrupts until the next block start.

To provide system flexibility, the SCI, in both asynchronous and isosynchronous modes, recognizes the idle line wake-up and address bit wake-up multiprocessor protocols. The multiprocessor protocol is selected by the ADDRESS/IDLE WUP control bit in the SCICCR register. Both protocols use the SLEEP and TXWAKE bits to control the receive and transmit features of the wake-up mode, and the RXWAKE status bit to provide the receiver wake-up condition.

In **Idle line wake-up**, blocks are separated by having a longer idle time (logic one) between the blocks than between frames within the blocks. As shown in Figure 24, an idle time of 10 or more bits after a frame indicates a start of a new block and wakes up all receivers. Under software control, all receivers that do not recognize the address in the first frame of the message ignore the rest of the message and await the next idle line. The SCI transmitter allows an idle time of exactly one frame to be transmitted to indicate the start of the next block to maintain serial data link efficiency by minimizing the idle time between block starts. Idle line wake-up protocol has no overhead within the message frames and is typically used when transferring large blocks of data.






Figure 24. Idle Line Multiprocessor Mode

In address bit wake-up, each frame has an extra bit, the ADDR/DATA bit, positioned just before the parity bit (if used). As shown in Figure 25, block starts are distinguished by the ADDR/DATA bit set to 1 in the first frame of the block and all subsequent frames of the block have the ADDR/DATA bit set to 0. The start of the next block is identified by the next frame that has a 1 in ADDR/DATA. The idle line time is irrelevant in this protocol. All receivers wake up upon receiving a frame with ADDR/DATA set to 1. Under software control, all receivers that do not recognize their address in the first frame of the message ignore the rest of the message and await the next active ADDR/DATA bit. Address bit wake-up protocol eliminates interblock gaps and is efficient in transferring many small blocks of data.




Figure 25. Address Blt Multiprocessor Mode



SPNS010B — DECEMBER 1986 — REVISED JULY 1992

ADDR	PF	7	6	5	4	3	2	1.	0	REG		
1050h	P050	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	ASYNC/ ISOSYNC	ADDRESS/ IDLE WUP	SCI CHAR2	SCI CHAR1 :	SCI CHAR0	SCICCR		
1051h	P051		_	SCI SW RESET	CLOCK	TXWAKE	SLEEP	TXENA	RXENA	SCICTL		
1052h	P052	Bit 15		В	aud Rate Sele	ct Register MS	SB		Bit 8	BAUD MSB		
1053h	P053	Bit 7		В	aud Rate Sele	ct Register LS	B		Bit 0	BAUD LSB		
1054h	P054	TXRDY	TX EMPTY	_	_	_	_	_	SCITX INT ENA	TXCTL		
1055h	P055	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	SCIRX INT ENA	RXCTL		
1056h	P056			Reserved								
1057h	P057				Receive Data	Buffer Registe	ər			RXBUF		
1058h	P058				Rese	erved				]		
1059h	P059		· · · · · · · · · · · · · · · · · · ·		Transmit Data	Buffer Registe	er			TXBUF		
105Ah	P05A											
105Bh	P05B				Rese	erved						
105Ch	P05C											
105Dh	P05D	_	_		annua.	SCICLK DATA IN	SCICLK DATA OUT	SCICLK FUNCTION	SCICLK DATA DIR	SCIPC1		
105Eh	P05E	SCITXD DATA IN	SCITXD DATA OUT	SCITXD FUNC- TION	SCITXD DATA DIR	SCIRXD DATA IN	SCIRXD DATA OUT	SCIRXD FUNCTION	SCIRXD DATA DIR	SCIPC2		
105Fh	P05F	SCI STEST	SCI TX PRIORITY	SCI RX PRIORITY	SCI ESPEN	******	_	_	_	SCIPRI		

### analog-to-digital converter

The 8-bit analog-to-digital (A/D) converter provides the designer with eight multiplexed analog input channels. The A/D converter has internal sample and hold circuitry and uses a successive approximation conversion technique. The accuracy of the A/D conversion process is increased by providing separate analog positive supply and analog ground input pins ( $V_{CC3}$  and  $V_{SS3}$ ). The  $V_{SS3}$  pin also provides the low reference voltage input for the conversion process.




Figure 26. A/D Converter Block Diagram

The A/D converter high reference voltage input is software selectable as one of eight positive reference inputs, as shown in the table below. The A/D conversion process is ratiometric, using  $V_{SS3}$  and the software-selected high-reference voltage input as the limits for the selected analog input channel. An input voltage equal to or greater than the high reference input converts to FFh (full scale) with no overflow. An input voltage equal to or less than  $V_{SS3}$  converts to 00h. Ratiometric conversions allow analog inputs to be scaled against selected high reference inputs to achieve the greatest accuracy.

AD II	NPUT SEL	.ECT	ANALOG
SEL2	SEL1	SEL0	INPUT CHANNEL
0	0	0	AN0
0	0	1 1	AN1
0	1 1	0	AN2
0	1	1 1	AN3
1	0	0	AN4
1	0	1 1	AN5
1	1 1	0	AN6
1	1 1	1 1	AN7

REF	VOLTS SE	LECT	HIGH REFERENCE
SEL2	SEL1	SEL0	INPUT
0	0	0	VCC3
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1 1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7



45

#### SPNS010B - DECEMBER 1986 - REVISED JULY 1992

#### To read an A/D channel:

- 1. Write to the ADCTL peripheral file control register to:
  - Select the high reference voltage input (ADCTL.5-3).
  - Select the analog input channel for conversion (ADCTL.2-0).
  - Set the SAMPLE START bit to 1 (ADCTL.6).
- 2. Wait for the sample time to elapse.
- 3. Write to the ADCTL peripheral file control register to:
  - Set the CONVERT START bit to 1 and leave SAMPLE START bit set to 1.
- 4. Wait for either the interrupt flag to be set or the A/D interrupt to occur.
- 5. Read the conversion value from ADDATA when AD INT FLAG is set to 1 or the A/D interrupt occurs,
- 6. Clear the interrupt flag (ADSTAT.1).

To provide the designer with the flexibility to optimize the A/D conversion process with both high and low impedance sources, the sample time is independently defined by the application program. At the completion of the sample time, the conversion is initiated by settling the CONVERT START and SAMPLE START bits to 1. Eighteen clock cycles after the CONVERT START bit is set to 1, the CONVERT START and SAMPLE START bits will both be set to 0 by the A/D converter, indicating the conversion has started and the analog input signal can be removed. The AD READY bit is set to 0 by the A/D converter to indicate a conversion is in progress. The conversion is complete 164 system clock cycles after it is initiated by setting the CONVERT START bit to 1, and the result is located in the ADDATA result register. Upon completion of the conversion, the AD INT FLAG bit is set, and if the AD INT ENA bit is set to 1 an interrupt will be asserted.

The A/D converter has eight bits of resolution with absolute accuracy of plus or minus one LSB, with (high Reference Voltage  $-V_{SS3}$ ) = 5 V.

To maximize I/O control capability, all analog input pins not used for an analog input or high reference voltage input to be individually configured as general purpose digital input pins. The control and input data values are contained in the ADENA and ADIN peripheral file control registers.

### Peripheral File Frame 7: A-to-D Converter Control Registers

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG		
1070h	P070	CONVERT START	SAMPLE START	REF VOLT SELECT2	REF VOLT SELECT1	REF VOLT SELECT0	AD INPUT SELECT2	AD INPUT SELECT1	AD INPUT SELECTO	ADCTL		
1071h	P071	_	_		_	_	AD READY	AD INT FLAG	AD INT ENA	ADSTAT		
1072h	P072			A-to-D Conversion Data Register								
1073h	P073											
to	to		Reserved									
107Ch	P07C											
107Dh	P07D		Port E Data Input Register									
107Eh	P07E	Port E Input Enable Register										
107Fh	P07F	AD STEST	AD PRIORITY	AD ESPEN	PM 70.0		-	_	MATERIA	ADPRI		



#### Instruction set

The TMS370x5x family instruction set consists of 64 instructions that control input, output, data manipulations, data comparisons, and program flow. The instruction set is supported with fourteen addressing modes to provide the flexibility to optimize programs to the user's applications. For example, the MOV instruction has 27 operand combinations supported by its addressing modes.

ADDRESSING MODE	E	KAMPLE	OPERATION
GENERAL: Implied Register Peripheral Immediate PC Relative Stack Pointer Relative	LDSP MOV MOV ADD JMP MOV	R5,R4 P025,A #123,R3 offset 2(SP),(A)	$ \begin{array}{c} (B) \to (SP) \\ (R5) \to (R4) \\ (1025h) \to A \\ 123 + (R3) \to (R3) \\ PCN + \text{offset} \to (PC) \\ (2 + (SP)) \to (A) \\ \end{array} $
EXTENDED: Absolute Direct Absolute Indexed Absolute Indirect Absolute Offset Indirect Relative Direct Relative Indexed Relative Indirect Relative Indirect Relative Offset Indirect	MOV MOV MOV MOV JMPL JMPL JMPL JMPL	A,1234 1234(B),A @R4,A 12(R4),A 1234 1234(B) @R4 12(R4)	$(A) \rightarrow (1234)$ $(1234 + (B)) \rightarrow (A)$ $((R3:R4)) \rightarrow (A)$ $(12 + (R3:R4)) \rightarrow (A)$ $PCN + 1234 \rightarrow (PC)$ $PCN + 1234 \rightarrow (PC)$ $PCN + (R3:R4) \rightarrow (PC)$ $PCN + 12 + (R3:R4) \rightarrow (PC)$

PCN = 16-bit address of next instruction.

(x) = Contents of memory at address x.

((x)) = Contents of memory location designated by contents at address x.

The CPU controls instruction execution by executing microinstructions from a dedicated control memory at a rate of one microinstruction per internal system clock cycle, t_c. The number of system clock cycles required to execute one assembly language instruction varies depending on the instruction complexity, operand addressing mode, and number of wait states. Instruction execution times are stated in terms of the number of integral system clock cycles per instruction. Instruction execution times vary from 5 to 63 internal system clock cycles, with most instructions requiring less than 10 cycles to complete.

Similarly, the number of bytes of program memory required to store an instruction will vary with instruction complexity and addressing mode. TMS370 instructions require from one to five bytes of program memory space, with most instructions occupying one or two bytes.

The TMS370 Instruction Set Summary, beginning on page 48, shows the instruction set, the addressing modes, the program memory byte length, and the execution cycle count for each instruction. The Addressing Mode entries are in the format of BYTE LENGTH/CYCLE COUNT. The following symbols and abbreviations are used:

SYMBOL	DEFINITION	SYMBOL	DEFINITION
s	Source Operand	d/D	Destination Operand (8-bit/16-bit)
Α	Register A or R0 in Register File	В	Register B or R1 in Register File
Rs	Source Register in Register File	Rd	Destination Register in Register File
Ps	Source Register in Peripheral File	Pd	Destination Register in Peripheral File
Rps	Source Register Pair (Rn. Rn - 1)	Rpd	Destination Register Pair (An, Rn – 1)
Rp	General Purpose Register Pair	label	16-bit Label
iop8	8-bit Immediate Operand	iop16	16-bit Immediate Operand
off8	8-bit Signed Offset (label - PCN)	off16	16-bit Signed Offset
PC	Program Counter	PCN	16-bit Address of Next Instruction
SP	Stack Pointer	ST	Status Register
#	Immediate Operand	@	Extended Addressing Operand (Direct, Indirect,
C	Status Register Carry Bit		Indexed)
()	Contents of	→	Is Assigned to

### TMS370 Instruction Set Summary

		Τ						MODES	Sullii	····· ,		
۱ ،	PERATION		DIREC	`T		T		EXTEN			I	DESCRIPTION
٠.	LIMION	A	Тв	Rd	Pd	label	@Rp	label(B)	off8(Rp)	off8(SP)	OTHER	:
ADC	B, Rs, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8			9.17	HADOI(D)	onomp	one(er)	Official	Add with Carry $(s) + (d) + (C) \rightarrow (d)$
ADD	B, Rs, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8								Add $(s) + (d) \rightarrow (d)$
AND	A, B, Rs, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8	2/9 2/9 3/1							And (s). AND. (d) → (d)
BR					0	3/9	2/8	3/11	4/16			Branch; D → (PC)
BTJot	A,,off8	1			3/1							Bit Test and Jump If One
	B,,off8	2/10			0 3/1 0							If (s). AND. (d) ≠ 0 then
	Rs,,off8 #iop8,,off8	3/9 3/8	3/9 3/8	4/11 4/1 0	4/11							PCN + offset → (PC)
BTJZ†	A,,off8				3/1 0							Bit Test and Jump If Zero
	B,,off8	2/10		l	3/1							If (s).AND.(not d) $\neq$ 0 then
	Rs,,off8 #iop8,,off8	3/9 3/8	3/9 3/8	4/11 4/1 0	4/11							$PCN + offset \to (PC)$
CALL	_	Ì				3/13	2/12	3/15	4/20			Call; Push PCN, D → (PC)
CALLR	_					3/15	2/14	3/17	4/22			Call Relative Push PCN, PCN + (d) → (PC)
CLR	_	1/B	1/8	2/6								Clear; $0 \rightarrow (d)$
CLRC											1/19	Clear Carry; 0 → (C)
CMP	,A B, Rs, #lop8,	1/8 2/7 2/6	2/7 2/6	3/9 3/8		3/11	2/10	3/13	4/18	2/8		Compare (d) – (s) computed and Status Register flags set
СМРВІТ	_			3/8	3/1 0							Complement Bit
CMPL	-	1/8	1/8	2/6						-		Two's complement; $0100h - (s) \rightarrow (d)$
DAC	B, Rs, #iop8,	1/10 2/9 2/8	2/9 2/8	3/11 3/1 0								Decimal Add with Carry (s) + (d) + (C) $\rightarrow$ (d) (BCD)
DEC	_	1/8	1/8	2/6								Decrement; (d) $-1 \rightarrow$ (d)
DINT											2/6	Disable Interrupt; $00 \rightarrow (ST)$
DIV	Rs,	3/55–63‡										Integer Divide; 16 by 8-bit A:B/Rs → A(=quo), B(=rem)



SPNS010B — DECEMBER 1986 — REVISED JULY 1992

					Γ		 l		# cycles depends on operands
DJNZT	,off8	2/10	2/1 0	3/8					Decrement and Jump If Not 0
			ľ					l	$(d) - 1 \rightarrow (d)$ ; if $(d)$ .NE. 0
									then PCN + offset → (PC)

[†] Add 2 to cycle count if jump is taken. ‡ Actual number of cycles is 14 if the quotient is greater than 8 bits (overflow condition).

### TMS370 Instruction Set Summary (continued)

		Ţ .			,	DDRE	SSING	MODES				
o	PERATION		DIREC	T				EXTEN	DED			DESCRIPTION
		Α	В	Rd	Pd	label	@Rp	label(B)	off8(Rp)	off8(SP)	OTHER	
DSB	В,	1/10										Decimal Subtract with Borrow
	RS,	2/9	2/9	3/11								(d) – (s) – 1 + (C) → (d) (BCD)
	#lop8,	2/8	2/8	3/1 0								
EINT											2/6	Enable Interrupts; 0Ch → (ST)
EINTH	•										2/6	EINT High Priority; 04h → (ST)
EINTL											2/6	EINT Low Priority; 08h → (ST)
IDLE											1/6	Idle Until Interrupt, Low Power entry
INC	_	1/8	1/8	2/6								Increment; (d) + 1 → (d)
INCW	#off8,			3/11								Increment Word (Rp) + offset → (Rp)
INV	_	1/8	1/8	2/6								Invert; .NOT. (d) $\rightarrow$ (d)
JMP	_										2/7	Jump; PCN + offset8 $\rightarrow$ (PC)
JMPL	_					3/9	2/8	3/11	4/16			$Jump;PCN+D\to (PC)$
Jondt JN JZ JC JP JPZ JNZ JNZ JNV JNV JSE JLG JLG JLB JLB JLB JLB JLB	_			4/1 0	4/11						2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5 2/5	Jump Conditional Negative Zero Carry Positive or Zero Negative or Zero No Carry Overflow, signed No Overflow, signed Greater Than or Equal, signed Less Than, signed Greater Than or Equal, signed Less Than or Equal, signed Less Than or Equal, signed Less Than or Equal, signed Less Than or Equal, signed Less Than or Equal, signed Lower Value Higher or Same
JBIT1 †	_			4/1 0	4/11							Jump If Bit = 1
LDSP								- 1			1/7	Load Stack Pointer; (B) $\rightarrow$ (SP)
LDST	#iop8							1			2/6	Load ST Register; (s) $\rightarrow$ (STP)

SPNS010B — DECEMBER 1986 — REVISED JULY 1992

MOV	A, , A B, Rs, Ps, #lop8,	1/8 2/7 2/8 2/6	1/9 1/8 2/7 2/8 2/6	2/7 2/7 2/7 3/9 3/1 0 3/8	2/8 2/8 2/8 3/1 0	3/10 3/10	2/9 2/9	3/12 3/12	4/17 4/17	2/7 2/7	Move; (s) → (d)
MOVW	Rps, #lop16, #lop16(B), #off8(Rp),			3/1 2 4/1 3 4/1 5 5/2 0	0						Move Word; 16-bit operands (s) → (d)

[†] Add 2 to cycle count if jump is taken.

# TMS370 Instruction Set Summary (concluded)

DESCRIPTION  (A:B) $B = LSB$ $A \rightarrow (PC)$ $A \rightarrow (d)$ Stack $A \rightarrow (SP) = A \rightarrow (SP)$ Stack $A \rightarrow (SP) = A \rightarrow (SP)$
3 = LSB +1 → (PC) 1 → (d) Stack d); (SP) – 1 → (SP) Stack
3 = LSB +1 → (PC) 1 → (d) Stack d); (SP) – 1 → (SP) Stack
Stack d); (SP) − 1 → (SP) Stack
Stack d); (SP) − 1 → (SP) Stack
d); (SP) – 1 → (SP) Stack
Through Carry
nt
nt Through Carry
n Interrupt op ST
Subroutine, Pop PC
1
A0h → (ST)
th Borrow
+ (C) → (d)
. D-1-4 (OD) - (D)
Pointer; (SP) → (B)
(d)
es
→ d(3-0,7-4)
routine; Push PCN; (PC)
igs from register
3; (B) ↔ (d)
OR .
d) → (d)

SPNS010B — DECEMBER 1986 — REVISED JULY 1992

TMS370	Family	OPCODE/Instruction Map
--------	--------	------------------------

	FIRST NIBBLE																
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
	0	JMP ra 2/7							#n,Rd 3/11	MOV Ps,A 2/8			CLRC TST A 1/9	MOV A.B 1/9	MOV A,Rd 2/7	TRAP 15 1/14	LDST n 2/6
	1	JN ra 2/5		MOV A,Pd 2/8			MOV B,Pd 2/8		MOV Rs,Pd 3/10		MOV Ps,B 2/7				MOV B,Rd 2/7	TRAP 14 1/14	MÖV n(SP),A 2/7
	2	JZ ra 2/5	MOV Rs,A 2/7	MOV #n,A 2/6	MOV Rs,B 2/7	MOV Rs,Rd 3/9	MOV #n,B 2/6	MOV B,A 1/8	MOV #n,Rd 3/8			MOV Ps,Rd 3/10	DEC A 1/8	DEC B 1/8	DEC Rn 2/6	TRAP 13 1/14	MOV A,n(SP) 2/7
	з	JC ra 2/5	AND Rs,A 2/7	AND #n,A 2/6	AND Rs,B 2/7	AND Rs,Rd 3/9	AND #n,B 2/6	AND B.A 1/8	AND #n,Rd 3/8	AND A,Pd 2/9	AND B,Pd 2/9	AND #n,Pd 3/10	INC A 1/8	INC B 1/8	INC Pin 2/6	TRAP 12 1/14	CMP n(SP),A 2/.8
S	4	JP ra 2/5	OR Rs,A 2/7	OR #n,A 2/6	OR Rs,B 2/7	OR Rs,Rd 3/9	OR #n,B 2/6	OR B,A 1/8	OR #n,Rd 3/8	OR A,Pd 2/9	OR B,Pd 2/9	OR #n,Pd 3/10	INV A 1/8	INV B 1/8	INV Rn 2/6	TRAP 11 1/14	extend Inst,2 opcodes
C,	5	JPZ ra 2/5	XOR Rs,A 2/7	XOR #n,A 2/6	XOR Rs,B 2/7	XOR Rs,Rd 3/9	XOR #n,B 2/6	XOR B,A 1/8	XOR #n,Rd 3/8	XOR A,Pd 2/9	XOR B,Pd 2/9	XOR #n,Pd 3/10	CLR A 1/8	CLR B 1/8	CLR Rn 2/6	10 1/14	
0	6	JNZ ra 2/5	BTJO Rs,A 3/9	BTJO #n,A 3/8	BTJO Rs,B 3/9	BTJO Rs,Rd 4/11	BTJO #n,B 3/8	BTJO B,A 2/10	BTJO #n,Rd 4/10	BTJO A,Pd 3/11	BTJO B,Pd 3/10	BTJO #n,Pd 4/11	XCHB A 1/10	XCHB B/ TESTB 1/10	XCHB Rn 2/8	TRAP 9 1/14	IDLE 1/6
N D	7	JNC ra 2/5	BTJZ Rs,A 3/9	BTJZ #n,A 3/8	BTJZ Rs,B 3/9	BTJZ Rs,Rd 4/11	BTJZ #n,B 3/8	BTJZ B,A 2/10	BŤJZ #n,Rd 4/10	BTJZ A,Pd 3/10	BTJZ B,Pd 3/10	BTJZ #n,Pd 4/11	SWAP A 1/11	SWAP B 1/11	SWAP Rn 2/9	TRAP 8 1/14	MOV #n,Pd 3/10
	8	JV ra 2/5	ADD Rs,A 2/7	ADD #n,A 2/6	ADD Rs,B 2/7	ADD Rs,Rd 3/9	ADD #n,B 2/6	ADD B.A 1/8	ADD, #n,Rd 3/8	MOVW #16,Rd 4/13	MOVW Rs,Rd 3/12	MOVW #16(B),Rd 4/15	PUSH A 1/9	PUSH B 1/9	PUSH Rs 2/7	TRAP 7 1/14	SETC 1/7
N -	9	JL ra 2/5	ADC Rs,A 2/7	ADC #n,A 2/6	ADC Rs,B 2/7	ADC Rs,Rd 3/9	ADC #n,B 2/6	ADC B,A 1/8	ADC #n,Rd 3/8	JMPL lab 3/9	JMPL @Rd 2/8	JMPL lab(B) 3/11	POP A 1/9	POP B 1/9	POP Rd 2/7	TRAP 6 1/14	RTS 1/9
В	А	JLE ra 2/5	SUB Rs,A 2/7	SUB #n,A 2/6	SUB Rs,B 2/7	SUB Rs,Rd 3/9	SUB #n,B 2/6	SUB B,A 1/8	SUB #n,Rd 3/8	MOV lab,A 3/10	MOV @Rs,A 2/9	MOV lab(B),A 3/12	DJNZ A,ra 2/10	DJNZ B,ra 2/10	DJNZ Rn,ra 3/8	TRAP 5 1/14	1/12
В	в	JHS ra 2/5	SBB Rs,A 2/7	SBB #n,A 2/6	SBB Rs,B 2/7	SBB Rs,Rd 3/9	SBB #n,B 2/6	SBB B,A 1/8	SBB #n,Rd 3/8	MOV A,lab 3/10	MOV A,@Rd 2/9	MOV A,lab(B) 3/12	COMPL A 1/8	COMPL B 1/8	COMPL Fin 2/6	TRAP 4 1/14	PUSH ST 1/8
E	С	JNV ra 2/5	MPY Rs, A 2/46	MPY #n,A 2/45	MPY Rs,B 2/46	MPY Rs,Rd 3/48	MPY #n,B 2/45	MPY B,A 1/47	MPY #n,Rd 3/47	BR lab 3/9	BR @Rd 2/8	BR lab(B) 3/11	RR A 1/8	RR B 1/8	RR Rn 2/6	TRAP 3 1/14	POP ST 1/8
	D	JGE ra 2/5	CMP Rs,A 2/7	CMP #n,A 2/6	CMP Rs,B 2/7	CMP Rs,Rd 3/9	CMP #n,B 2/6	CMP B,A 1/8	CMP #n,Rd 3/8	CMP lab,A 3/11	CMP @Rs,A 2/10	CMP lab(B),A 3/15	RRC A 1/8	RRC B 1/8	RRC Rn 2/6	TRAP 2 1/14	LDSP 1/7
	Ε	JG ra 2/5	DAC Rs,A 2/9	DAC #n,A 2/8	DAC Rs,B 2/9	DAC Rs,Rd 3/11	DAC #n,B 2/8	DAC B,A 1/10	DAC #n,Rd 3/10	CALL lab 3/13	CALL @Rd 2/12	CALL lab(B) 3/15	RL A 1/8	RL B 1/8	RL An 2/6	TRAP 1 1/14	\$T\$P 1/8
	F	JLO ra 2/5	DSB Rs,A 2/9	DSB #n,A 2/8	DSB Rs,B 2/9	DSB Rs,Rd 3/11	DSB #n,B 2/8	DSB B,A 1/10	DSB #n,Rd 3/10	CALLR lab 3/15	CALLR @Rd 2/14	CALLR lab(B) 3/17	RLC A 1/8	RLC B 1/8	RLC Fin 2/6	TRAP 0 1/14	NOP 1/7
Г		0	1	2	3 ,	4	5	6	7	8	9	Α	В	С	D	E	F

### Second byte of two-byte instructions (F4xx):

ra		relative address
Rn		Register
Rs		Register containing source byte
Rd		Register containing destination byte
Ps		Peripheral register containing source byte
Pd	-	Peripheral register containing destination byt
Pn		Peripheral register
#n		Immediate 8-bit number
#16	_	Immediate 16-bit number
lab		16-bit label
@Rr	ı —	16-bit address of contents of register pair

:		
	E	F
8	MOVW n(Rn) 4/15	DIV Rn,A 3/14-63
9	JMPL n(Rn) 4/16	
Α	MOV n(Rn),A 4/17	
В	MOV A,n(Rn) 4/17	
С	BR n(Rn) 4/16	
D	CMP n(Rn) 4/18	
E	CALL n(Rn) 4/20	
F	CALLR n(R) 4/22	
	E	F



SPNS010B DECEMBER 1986 REVISED JULY 1992

### development system support

The TMS370 family development support tools include an Assembler, a C-Compiler, a Linker, an In-Circuit emulator (XDS - eXtended Development Support), and an EEPROM/UVEPROM programmer.

- Assembler/Linker (Part No. TMDS3740810-02 for PC, Part No. TMDS3740210-08 for VAX™/VMS™, Part No. TMDS3740510-09 for Sun-3™ or Sun-4™)
  - Extensive macro capability.
  - High-speed operation.
  - Format conversion utilities available for popular formats.
- ANSI C Compiler (Part No. TMDS3740815-02 for PC, Part No. TMDS3740215-08 for VAX™/VMS™, Part No. TMDS3740515-09 for Sun-3™ or Sun-4™)
  - Generates assembly code of the TMS370 that can be easily inspected.
    - The compilation, assembly, and linking steps can all be performed with a single command.
  - Enables the user to directly reference the TMS370's port registers by using a naming convention.
  - Provides flexibility in specifying the storage for data objects.
  - C functions and assembly functions can be easily interfaced.
- CDT370 (Compact Development Tool) In-Circuit Emulator (Part Number EDSCDT370)
  - PC-based, window/function-key oriented user interface for ease of use and a rapid learning environment
  - Assembler, Linker, Symbolic debugging.
  - Execute single/multiple instructions, single/multiple statements, until/while condition, or at full speed until breakpoint.
  - Programmation of the EPROM devices.
  - Target cable (Part Number EDSTRG68PLCC).
  - The user needs to provide a regulated 5-V power supply with a 2-A current capability. The board may also be plugged into a PC slot.
- XDS/22 (eXtended Development Support) In-Circuit Emulator ( Part Number TMDS3762210 For PC)
  - Contains all of the features of the XDS/11 described above but does not require an external power supply.
  - Contains sophisticated breakpoint trace and timing hardware that provides up to 2047 qualified trace samples with symbolic disassembly.
  - Allows break points to be qualified by address and/or data on any type of memory acquisition. Up to four levels of events can be combined to cause a breakpoint.
  - Provides timers to analyzing total and average time in routines.
  - Contains an eight line logic probe for adding visibility of external signals to the breakpoint qualifier and to the trace display.
- EEPROM/EPROM Programmer
  - Base (Part No. TMDS3760500 base only, requires programmer head)
    - Single unit head (Part No. TMDS3780510).
    - Gang programmer head (Part No. TMDS3780521) supports programming 16 TMS370Cx5x devices in parallel.
  - PC-based, window/function-key oriented user interface for ease of use and a rapid learning environment.
- Design Kit (Part No. TMDS3770110 For PC)
  - Includes TMS370 Application Board and TMS370 Assembler diskette and documentation.
  - Supports quick evaluation of TMS370 functionality.
  - Capability to upload and download code.
  - Capability to execute programs and software routines, and to single-step executable instructions.
  - Software breakpoints to halt program execution at selected addresses.
  - Wire-wrap prototype area.
  - Reverse assembler.

VMS and VAX are trademarks of Digital Equipment Corporation.

Sun-3 and Sun-4 are trademarks of Sun Microsystems, Inc.



SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†					
Supply voltage, V _{CC1} , V _{CC2} , V _{CC3} (see Note 3)	0.6 V to 7 V				
Input voltage range, All pins except MC					
MC					
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC)}	±20 mA				
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$	±20 mA				
Continuous output current per buffer, $I_O(V_O = 0 \text{ to } V_{CC})^{\ddagger}$	±10 mA				
Maximum I _{CC} current					
Maximum I _{SS} current	–170 mA				
Continuous power dissipation	1 W				
Storage temperature range	65°C to 150 °C				

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see note 3)

	PAI	RAMETER	MIN	NOM	MAX	UNIT	
V _{CC1}	Digital logic supply voltage	4.5	5	5.5	V		
V _{CC1}	RAM data retention supply voltage (	see Note 4)	3		5.5	V	
V _{CC2}	Digital I/O supply voltage		4.5	5	5.5	V	
V _{CC3}	Analog supply voltage		4.5	5	5.5	V	
V _{SS2}	Digital I/O supply ground		- 0.3	0	0.3	٧	
V _{SS3}	Analog supply ground		- 0.3	0	0.3	V	
VIL	Low-level input voltage	All pins except MC	V _{SS}		0.8	٧	
	Low-level input voltage	MC	V _{SS}		0.3		
		All pins except MC, XTAL2/CLKIN, and RESET	2		Vсс		
V	High level inner veltage	MC (non-WPO mode)	V _{CC} - 0.3		V _{CC} +0.3	٧	
VIH	High-level input voltage	XTAL2/CLKIN	0.8 V _{CC}		Vcс		
		RESET	0.7 V _{CC}		Vcc		
		EEPROM write protect override	11.7	12	13	V	
V	MC (mode control) voltage	Microprocessor	V _{CC} - 0.3		V _{CC} +0.3	ľ	
VMC	(see Note 5)	Microcomputer	V _{SS}		0.3		
		EPROM programming voltage (Vpp)	12	12.5	13		
TA	Operating free-air temperature	A version	-40		85	°C	
'A	Operating nee-an temperature	L version	0		70	°C	

NOTES: 3. All voltage values are with respect to VSS1.

- 4. RESET is externally released while V_{CC} is within the recommended operating range of 4.5 V to 5.5 V and externally activated when V_{CC} < 4.5 or V_{CC} > 5.5 V. RAM data retention is valid throughout the 2 MHz-20 MHz frequency range. An active RESET initializes (clears) RAM locations 0000h and 0001h.
- 5. The basic microcomputer and microprocessor operating modes are selected by the voltage level applied to the dedicated MC pin 2 µs before the RESET pin goes inactive (high). The WPO mode may be selected anytime a sufficient voltage is present on the MC pin.



[‡] Electrical characteristics are specified with all output buffers loaded with specified IO current. Exceeding the specified IO current in any buffer may affect the levels on other buffers.

SPNS010B - DECEMBER 1986 - REVISED JULY 1992

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	ER '	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vol	Low-level output voltage	Ports A, B, C, D, and RESET	I _{OL} = 2 mA			0.4	
VOL	Low-level output voltage	Other outputs	I _{OL} = 1.4 mA			0.4	V
Vон	High-level output voltage		I _{OH} = -50 μA	0.9 V _C	;	V	
			I _{OH} = -2 mA	2.4			7 °
			0 V ≤ V _I ≤ 0.3 V			10	
			$0.3 \text{ V} < \text{V}_{\text{I}} \le \text{V}_{\text{CC}} - 0.3$			50	μА
Ŋ	Input current	MC	$V_{CC} - 0.3 \text{ V} \le \text{V}_{\text{I}} \le \text{V}_{CC} + 0.3 \text{ V}$			10	
			V _{CC} +0.3 V < V _I ≤ 13 V			650	
		I/O pins	0V ≤ V _I ≤ V _{CC}			±10	μА
loL	Low-level output current	Ports A, B, C, D and RESET	V _{OL} = 0.4 V	.2			mA
		Other outputs	V _{OL} = 0.4 V	1.4			mA
ЮН	High-level output current		V _{OH} = 0.9 V _{CC}	-50		1.1	μА
-011			V _{OH} = 2.4 V	-2			mA
		TMS370Cx50, TMS370Cx52	Notes 6 and 7		30	45	mA
		TMS370Cx56	CLKIN = 20 MHz		35	56	
lcc	Supply current (Operating	TMS370Cx58	Notes 6 and 7 CLKIN = 12 MHz		39	62	
.00	mode) Osc Power bit = 0 (see Note 8)	TMS370Cx50, TMS370Cx52			20	30	
		TMS370Cx56			22	36	
		TMS370Cx58			24	40	
		TMS370Cx5x	Notes 6 and 7 CLKIN = 2 MHz		7	11	
Icc	Supply current (Standby mode) Osc Power bit = 0 (see Note 9)		Notes 6 and 7 CLKIN = 20 MHz		12	17	
			Notes 6 and 7 CLKIN = 12 MHz		8	11	mA
	Supply current (Standby mode)		Notes 6 and 7 CLKIN = 2 MHz		2.5	3.5	
ICC .	Supply current (Standby mode) Osc Power bit = 1 (see Note 10)		Notes 6 and 7 CLKIN = 12 MHz		6	8.6	4
lcc	Supply current (Halt mode)	Notes 6 and 7 CLKIN = 2 MHz		2	3	mA	
			Note 6 XTAL2/CLKIN < 0.2 V		2	30	μА

NOTES: 6. Single chip mode, ports configured as inputs, or outputs with no load. All inputs  $\leq$  0.2 V or  $\geq$  V_{CC} -0.2 V.

9. Maximum standby current for TMS370Cx5x = 0.75 (CLKIN) + 2 mA.


10. Maximum standby current for TMS370Cx5x = 0.56 (CLKIN) + 1.9 mA. (Osc power bit valid only from 2 MHz to 12 MHz.)



XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Currents
may be higher with a crystal oscillator. At 20 MHz this extra current = .01 mA x (total load capacitance + crystal capacitance in pF).


Maximum operating current for TMS370Cx50 and TMS370Cx52 = 1.9 (CLKIN) + 7 mA. Maximum operating current for TMS370Cx56 = 2.5 (CLKIN) + 5.8 mA.

### Recommended Crystal/Clock Connections



- †The crystal/ceramic resonator frequency is four times the reciprocal of the system clock period.
- ‡ The values of C1 and C2 should be the values recommended by the crystal/ceramic resonator manufacturer.

# Typical Output Load Circuit§



Case 1:  $V_O = V_{OH} = 2.4$  V; Load Voltage = 0 V Case 2:  $V_O = V_{OL} = 0.4$  V; Load Voltage = 2.8 V for Ports A, B, C, D, and RESET Load Voltage = 2.1 for other Outputs

§ All measurements are made with the pin loading as shown unless otherwise noted. All measurements are made with XTAL2/CLKIN driven by an external square wave signal with a 50% duty cycle and rise and fall times less than 10 ns unless otherwise stated.

SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

### timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

-	•	• •					
Α	Address	R	Read				
AR	Array	RXD	SCIRXD				
В	Byte	S	Slave mode				
CI	XTAL2/CLKIN	SCC	SCICLK				
CO	CLKOUT	SIMO	SPISIMO				
D	Data	SOMI	SPISOMI				
Е	EDS	SPC	SPICLK				
PGM	Program	W	Write				
		WT	WAIT				
Lowerca	se subscripts and their meanings are:						
С	cycle time (period)	r	rise time				
d	delay time	su	setup time				
f	fall time	٧	valid time				
h	hold time	w	pulse duration (width)				
The following additional letters are used with these meanings:							
Н	High	V	Valid				
L	Low	Z	High Impedance				

### PARAMETER MEASUREMENT INFORMATION

All timings are measured between high and low measurement points as indicated in the figures below.



SPNS010B - DECEMBER 1986 - REVISED JULY 1992


# external clocking requirements†

NO.		PARAMETER	MIN	NOM	MAX	UNIT
1	tw(CI)	XTAL2/CLKIN pulse duration (see Note 11)	20			ns
2	t _{r(CI)}	XTAL2/CLKIN rise time			30	ns
3	tf(CI)	XTAL2/CLKIN fall time			30	ns
4	td(CIH-COL)	Delay time, XTAL2/CLKIN rise to CLKOUT fall			100	ns
	f _x	Crystal operating frequency	2		20	MHz

 $\dagger$  For VIL and VIH, refer to "Recommended Operating Conditions".

NOTE 11: This pulse may be either a high pulse, as illustrated below, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.


# external clock timing



#### **EXPANSION MODE OUTPUT**

# general purpose output signal switching time requirements

			MIN	NOM	MAX	UNIT
		A, B, C, D, and RESET		15		ns
tr	Rise time	INT2 , INT3, SPISOMI, SPISIMO, SPICLK, T1IC/CR, T1PWM, T1EVT, T2IC1/CR, T2IC2/PWM, T2EVT, SCITXD, SCIRXD, SCICLK		30		ns
		A, B, C, D, and RESET	T 15		ns	
tf	Fall time	INT2, INT3, SPISOMI, SPISIMO, SPICLK, T1IC/CR, T1PWM, T1EVT, T2IC1/CR, T2IC2/PWM, T2EVT, SCITXD, SCIRXD, SCICLK		30		ns



SPNS010B — DECEMBER 1986 — REVISED JULY 1992

### recommended EPROM operating conditions for programming

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5.5	6.0	V
Vpp	Supply voltage at MC pin	12	12.5	13	٧
Ірр	Supply current at MC pin during programming (Vpp = 13 V)		30	50	mA
CLKIN	Operating crystal frequency	2	,	20	MHz

### recommended EPROM timing requirements for programming

	MIN	NOM	MAX	UNIT
t _W (IEPGM) Initial programming pulse (see Note 12)	0.95	1	1.05	ms
tw(FEPGM) Final programming pulse	2.85		78.75	ms

NOTE 12: Programming pulse is active when both EXE (EPCTL.0) and VPPS (EPCTL.6) are set.

### recommended EEPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
tw(PGM)B	Programming signal pulse duration to insure valid data is stored (byte mode)	10			ms
tw(PGM)AR	Programming signal pulse duration to insure valid data is stored (array mode)	20			ms

## switching characteristics and timing requirements

NO.		PARAMETER	MIN	MAX	UNIT
5	t _c	CLKOUT (system clock) cycle time (see Note 13)	200	2000	ns
6	tw(COL)	CLKOUT low pulse duration	0.5t _c - 20	0.5t _C	ns
7	tw(COH)	CLKOUT high pulse duration	0.5t _C	0.5t _c +20	ns
8	^t d(COL-A)	Delay time, CLKOUT low to address, R/ $\overline{W}$ , and $\overline{OCF}$ valid		0.25t _C +40	ns
9	t _V (A)	Address valid to EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF low	0.5t _C -50		ns
10	t _{su(D)}	Write data setup time to EDS high	0.75t _c - 40†		ns
11	t _{h(EH-A)}	Address, R/W, and OCF hold time from EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF high	0.5t _c - 40		ns
12	th(EH-D)W	Write data hold time from EDS high	0.75t _c +15		ns
13	td(DZ-EL)	Delay time, data bus high impedance to EDS low (read cycle)	0.25t _c - 30		ns
14	td(EH-D)	Delay time, EDS high to data bus enable (read cycle)	1.25t _c - 40		ns
15	너(EL-DV)	Delay time, EDS low to read data valid		t _c – 65†	ns
16	t(EH-D)R	Read data hold time from EDS high	0		ns
17	t _{su(WT-COH)}	WAIT setup time to CLKOUT high	0.25t _c +75‡		ns
18	th(COH-WT)	WAIT hold time from CLKOUT high	0		ns
19	td(EL-WTV)	Delay time, EDS low to WAIT valid		0.5t _c - 70	ns
20	t _W	Pulse duration; EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF low	t _c - 40†	t _c +40†	ns
21	^t d(AV-DV)R	Delay time, address valid to read data valid		1.5t _c – 75†	ns
22	td(AV-WTV)	Delay time, address valid to WAIT valid		t _C - 85	ns
23	td(AV-EH)	Delay time, address valid to EDS high (end of write)	1.5t _c - 40†		ns


NOTE 13:  $t_C = \text{system clock cycle time} = 4/f_X$ .



[†] If wait states, PFWait, or the Auto-Wait feature are used, add to this value for each wait state invoked.


[‡] If the Auto-Wait feature is enabled, the WAIT input may assume a "Don't Care" condition until the third cycle of the access. The WAIT signal needs to be synchronized with the high pulse of the CLKOUT signal while still observing the minimum setup time.

SPNS010B - DECEMBER 1986 - REVISED JULY 1992



SPNS010B — DECEMBER 1986 — REVISED JULY 1992

### external write timing



# SERIAL COMMUNICATIONS INTERFACE (SCI) INTERNAL CLOCK ISOSYNCHRONOUS MODE I/O TIMING

# SCI isosynchronous mode timing characteristics for internal clock (see Note 13)


NO.		PARAMETER	MIN	MAX	UNIT
24	t _{c(SCC)}	SCICLK cycle time	2t _c	131,072t _c	ns
25	tw(SCCL)	SCICLK low pulse duration	t _{c - 45}	0.5t _{c(SCC)} +45	ns
26	tw(SCCH)	SCICLK high pulse duration	t _{c - 45}	0.5t _{c(SCC)} +45	ns
27	냅(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low	- 50	50	ns
28	tv(SCCH-TXD)	SCITXD data valid after SCICLK high	tw(SCCH) - 50	1	ns

# SCI isosynchronous mode timing requirements for internal clock (see Note 13)

NO.	PARAMETER		MIN MAX	UNIT
29	t _{su(RXD-SCCH)}	SCIRXD setup time to SCICLK high	0.25t _c +145	ns
30	tv(SCCH-RXD)	SCIRXD data valid after SCICLK high	0	ns

NOTE 13:  $t_C$  = system clock period time =  $4/f_X$ .

### SCI Isosynchronous mode timing diagram for Internal clock



# SERIAL COMMUNICATIONS INTERFACE (SCI) EXTERNAL CLOCK ISOSYNCHRONOUS MODE I/O TIMING

# SCI Isosynchronous mode timing characteristics for external clock (see Note 13)


NO.		PARAMETER	MIN MAX	UNIT
34	^t d(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low	40.25t _c +145	ns
35	tv(SCCH-TXD)	SCITXD data valid after SCICLK high	tw(SCCH)	ns

# SCI Isosynchronous mode timing requirements for external clock (see Note 13)

NO.			MIN	MAX	UNIT
31	t _{c(SCC)}	SCICLK cycle time	10t _C		ns .
32	tw(SCCL)	SCICLK low pulse duration	4.25t _c +120		ns
33	tw(SCCH)	SCICLK high pulse duration	t _c +120		ns
36	t _{su(RXD-SCCH)}	SCIRXD setup time to SCICLK high	40		ns
37	tv(SCCH-RXD)	SCIRXD data valid after SCICLK high	2t _c		ฑร

NOTE 13:  $t_C$  = system clock period time =  $4/f_X$ .

# SCI Isosynchronous mode timing diagram for external clock



# **SERIAL PERIPHERAL INTERFACE (SPI) TIMING**

# SPI master external timing characteristics (see Note 13)


NO.		PARAMETER	MIN	MAX	UNIT
38	tc(SPC)	SPICLK cycle time	2t _c	256t _c	ns
39	tw(SPCL)	SPICLK low pulse duration	t _c - 45	0.5t _{c(SPC)} +45	ns
40	tw(SPCH)	SPICLK high pulse duration	t _C – 45	0.5t _{c(SPC)+45}	ns
41	td(SPCL-SIMOV)	Delay time, SPISIMO valid after SPICLK low (Polarity = 1)	- 50	50	ns
42	tv(SPCH-SIMO)	SPISIMO data valid after SPICLK high (Polarity = 1)	tw(SPCH)	- 50	ns

# SPI master external timing requirements (see Note 13)

NO.		PARAMETER	MIN MAX	UNIT
43	t _{su(SOMI-SPCH)}	SPISOMI setup time to SPICLK high (Polarity =1)	0.25t _c +150	ns
44	tv(SPCH-SOMI)	SPISOMI data valid after SPICLK high (Polarity =1)	0	ns

NOTE 13:  $t_C = \text{system clock period time} = 4/f_X$ .

# SPI master external timing



NOTE 14: The diagram above is for Polarity = 1. SPICLK is inverted from above diagram when Polarity = 0.

# SERIAL PERIPHERAL INTERFACE (SPI) TIMING

# SPI master external timing characteristics (see Note 13)


ſ	NO.	PARAMETER	MIN	MAX	UNIT
ſ	48	td(SPCL-SOMIV)S Delay time, SPISOMI valid after SPICLK low (Polarity = 1)		3.25t _c + 125	ns
ſ	49	tv(SPCH-SOMI)S SPISOMI data valid after SPICLK high (Polarity =1)	tw(SPCH)S		ns

## SPI slave external timing requirements (see Note 13)

NO.			MIN	MAX	UNIT
45	t _c (SPC)S	SPICLK cycle time	8t _C		ns
46	tw(SPCL)S	SPICLK low pulse duration	4t _c – 45	0.5tc(SPC)S+45	ns
47	tw(SPCH)S	SPICLK high pulse duration	4t _c – 45	0.5tc(SPC)S+45	ns
50	t _{su} (SIMO-SPCH)S	SPISIMO setup time to SPICLK high (Polarity = 1)	0		ns
51	tv(SPCH-SIMO)S	SPISIMO data valid after SPICLK high (Polarity = 1)	3t _c +100		ns

NOTE 13:  $t_C = \text{system clock period time} = 4/f_X$ .

### SPI slave external timing



NOTES: 14. The diagram above is for Polarity = 1. SPICLK is inverted from above diagram when Polarity = 0.

15. As a slave, the SPICLK pin is used as the input for the serial clock, which is supplied from the network master.

#### A/D Converter

The A/D Converter has a separate power bus for its analog circuitry. These pins are referred to as  $V_{CC3}$  and  $V_{SS3}$ . The purpose is to enhance A/D performance by preventing digital switching noise on the logic circuitry which could be present on  $V_{SS}$  and  $V_{CC}$  from coupling into the A/D analog stage. All A/D specifications will be given with respect to  $V_{SS3}$  unless otherwise noted.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC3}	Analog supply voltage	4.5	5	5.5	V
*CC3	Arialog supply voltage	V _{CC} - 0.3		V _{CC} + 0.3	V
V _{SS3}	Analog ground	V _{SS} - 0.3		V _{SS} + 0.3	٧
V _{ref}	Non-V _{CC3} reference (See Note 16)	2.5	V _{CC3}	V _{CC3} + 0.1	٧
	Analog input for conversion	V _{SS3}		V _{ref}	٧

NOTE 16:  $V_{ref}$  must be stable, within  $\pm$  1/2 LSB of the required resolution, during the entire conversion time.

#### operating characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Absolute accuracy (see Note 17)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V			±1	LSB
	Differential/integral linearity error (see Notes 17 and 18)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V			±0.5	LSB
1	A1	Converting			2	mA
_I CC3	Analog supply current	Non-Converting			5	μА
Ŋ	Input current, AN0-AN7	0 V ≤ V _I ≤ 5.5 V			2	μΑ
	V _{ref} input charge current				1	mA
		XTAL2/CLKIN ≤ 12 MHz			24	kΩ
Zref	Source Impedance of Vref	12 MHz < XTAL2/CLKIN ≤ 20 MHz			10	kΩ

NOTES: 17. Absolute resolution = 20 mV. At V_{ref} = 5 V, this is 1 LSB. As V_{ref} decreases, LSB size decreases and thus absolute accuracy and differential/integral linearity errors in terms of LSBs increases.

The A/D module allows complete freedom in design of the sources for the analog inputs. The period of the sample time is user-defined such that high impedance sources can be accommodated without penalty to low-impedance sources. The sample period begins when the SAMPLE START bit of the A/D Control Register (ADCTL) is set to 1. The end of the signal sample period occurs when the conversion bit (CONVERT START) of the ADCTL is set to 1. After a hold time, the converter will reset the SAMPLE START and CONVERT START bits, signaling that a conversion has started and the analog signal can be removed.

67

^{18.} Excluding quantization error of 1/2 LSB.


SPNS010B -- DECEMBER 1986 -- REVISED JULY 1992

# analog timing requirements

		MIN	NOM	MAX	UNIT
t _{su(S)}	Analog input setup to sample command	0			ns
th(AN)	Analog input hold from start of conversion	18t _C			ns
t _{w(S)}	Duration of sample time per kilohm of source impedance (see Note 19)	1			με/kΩ


NOTE 19: The value given is valid for a signal with a source impedance greater than 1 k $\Omega$ . If the source impedance is less than 1 k $\Omega$ , use a minimum sampling time of 1  $\mu$ s.

# analog timing



#### MECHANICAL DATA

# 68-lead FZ cerquad chip carrier package




NOTES: A. Center line of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.

- B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
- C. The lead contact points are planar with 0,15 (0,006).

69

# 68-pin plastic leaded chip carrier package (FN suffix)




NOTES: A. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

B. The lead contact points are planar within 0,101(0.004).

- Complete Development Solution in One Package.
- · Plugs Into IBM XT/AT or Compatible.
- Emulates TMS370 Family Members.
- Integrated EEPROM Programmer.
- · Interactive, Windowed Debugger.
- Real-Time Emulation.
- Shorter Development Cycle.

- · Unpack and Begin -Everything is Provided.
- Quick and Easy to Configure No Delays.
- Compact and Economic **Development Solution.**
- Supports FPM Device Programmation.
- Optimized User Interface, Enhances Productivity.
- · When Only Real-Time will Do.
- · Faster to Market.



**CDT370 Configuration** 



ply testing of all parameters.

#### About the CDT370

The CDT370 offers a low cost but highly efficient route to TMS370 family development. In addition, the CDT370 supports programmation of the new Field Programmable Microcontroller (FPM) family members. Features such as the new interactive windowed debugger, real-time emulation and integrated EEPROM programmer, all contribute to enhanced user productivity and consequently a shorter design cycle. A 1024 program step real-time trace facility is complemented by an on-board timer (up to 3.5 S.) for measuring program execution time.

The CDT370 Compact Development Tool comprises:

- CDT370 Emulator Board.
- Assembler/ Linker for IBM XT/AT or compatible.
- New windowed debugger for IBM XT/ AT or compatible.
- Complete supporting documentation.
- Target Cable. (specific to each device).

Once the CDT370 is unpacked, development can start immediately. Everthing required to emulate the TMS370 family single-chip mode is provided.

The CDT370 is a single-board Compact Development Tool (CDT) for the TMS370 family (for the TMS370C732 PACT device, use of the XDS22 eXtended Development System is recommended). It is designed to plug-in to the expansion chassis of any IBM XT/AT or compatible PC and will run under MSDOS. In this mode, the CDT370 will function without any external power supply. Once the board is installed in the PC there remains only the target system cable to connect and development can begin. Should there be no free slots in the PC, an RS-232 serial interface is provided. In this case an external +5V supply voltage is required.

#### Description

The CDT370 comprises two major functional areas: the master CPU and the SE370C050 emulator chip. A functional block diagram of the CDT370 is shown in Figure 1.

Basic control of the CDT370 board is maintained by the TMS9995 16-bit CPU. This device communicates with the SE370C050 emulator chip over an 8-bit data bus buffered by an octal tranceiver. Resident firmware is stored in a 256K byte EPROM and an 8K byte RAM provides the necessary workspace. Communication with the PC is implemented via a TMS9901 Programmable Systems Interface (PSI) and TMS9902 Asynchronous Communications Controller (ACC). The ACC accepts serial data from either a UART connected directly to the PC bus or an external RS-232 connector. The PSI provides interrupt control facilities as well as a serial communications link to the CPU. The data rate automatically defaults to 19,200 Baud but is also software selectable by the user.

The SE370C050 emulator chip emulates all the features of the TMS370 family (except the TMS370C732 PACT device). These include four 8-bit ports, 2 timers, A/D converter, SPI and SCI. Real-time EEPROM emulation, implemented in logic is also provided. This may be mapped to any part of the address space and used instead of target system memory. The SE370C050 may be driven by either the on-board clock or target cable clock, at the discretion of the user.

For the FPM family members, an EPROM and data EEPROM programmation interface generates all the necessary signals. These are subsequently fed into the target cable in order that the target system connector may be used for programmation.

## **Operating System**

The CDT operating system software is delivered on three diskettes and comprises the following major parts:

- Assembler/Linker
- Archiver
- Code Conversion Utility
- Interactive Debug monitor and EPROM programmer.

All the software runs under MS-DOS and is designed to interact with the user to provide a complete, powerful and easy-to-use development tool.

The interactive nature of the software enables






Figure 1- CDT370 Block Diagram

the user to exploit the features of the CDT at maximum efficiency. Optimization of the man-machine interface is achieved through an enhanced level of communication, resulting in better user productivity.

The TMS370 system designer can use any text editor to generate the assembler source code, then use the assembly language tools to assemble and link the executable object code modules. The debugger is used to download the code into target system or emulator memory for subsequent execution. After downloading, the powerful window orientated debugger user interface permits a wide variety of operations to aid the development process.

#### Assembler/Linker

The TMS370 assembler is a two-pass assembler, creating object code modules in Common Ob-

ject File Format (COFF). The COFF encourages and facilitates modular programming by allowing the assembler to maintain a Section Program Counter (SPC) for each section of object code generated.

Powerful assembler directives control various aspects of the assembly process. These include source listing format, symbol definition, conditional assembly blocks, macro library definition and how the machine code is placed in TMS370 memory space.

Symbol tables contained in the COFF object files allow the debugger to provide the user with symbolic debugging. This supports the setting of breakpoints using addresses, line numbers or symbols.

The Linker creates executable object modules



by combining the COFF object files. Several file types are accepted as input:

- Relocatable COFF object files.
- Command files.
- Archive object libraries.
- Output modules created by a previous linker.

The liniter supports a "C" like command language with powerful directives that control memory configuration, section definition and address binding.

#### Archiver

The archiver provides file management by allowing a group of files to be collected into a single library. Macros can be collected by the archiver, then fetched by the assembler as directed by the source

file. Object modules can also be collected into a library for convenient access by the linker.

While not mandatory for program development, the archiver is a valuable organizational tool in the building of an executable COFF object file.

#### Interactive Debugger

Once an executable object module has been produced by the TMS370 assembler and linker, the debugger is used to load it into emulator memory and execute it.

Debugging a system may require intervention in a number of different areas: the code being executed; the registers of the target machine; the variables in the progam; etc. The TMS370 Debugger displays this data in a set of windows on the screen.

# TMS370 Interactive Debugger Features

- Window orientated user interface with menu-driven command structure.
- Ability to change and display registers and memory.
- Full access to symbol tables.
- A line-by-line patch assembler.
- A symbolic reverse assembler that displays object code.
- Full symbolic expression analysis that recognizes all assembly language operators.
- Full control of microcomputer execution, including single-step.
- Software breakpoints that halt execution at selected addresses.
- 1024 Program step trace.
- Continuous run mode, allowing above features to be used while the MCU is running.
- Memory mapping that allows appropriate configuration of emulator memory.
- Timer/Counter upto 3.5 seconds.



Each window contains information pertinent to one aspect of the debugging process. The user can move from window to window to perform specific operations such as moving to the code window to examine code or moving to the CPU register window to clear a register.

The windows are designated:

Code Display CPU Registers .
R file Stack EPROM Programmer

The windows are based on virtual buffers in the debugger. The debugger therefore keeps track the new values are highlighted so that they are easily identified on the screen.

In addition to the various windows, the top line of the entry level debugging screen shows a menu of single-letter command options. In the second line a display of current system status is shown The bottom line shows the active function key assignements.

The command language is designed to be both simple for the inexperienced user and efficient for the expert. This is accomplished by limiting command menus to just one or two levels, so that almost all debugger functions can be controlled by a

	onfig Trace Load mOdule Reg Eval Prog> CPU:HALTED
WRLOOP: 7027 AB0100 MOV A,:00100H(B)	cpu registers PC 702A SP 42 ST cnzv21 A 3A B 47 00 000000
702A B3 INC A 702B C3 INC B	r file stack R02 EE R03 F3 SP (42) 1E
702C 5DFC CMP #0FCh,B 702E 0657 JNZ WRLOOP	R04 00 R05 00 - 1(41) 70 R06 00 R07 00 - 2(40) 00
7030 420302 MOV R03, R02 7033 C5 CLR B	R08 00 R09 00 - 3(3F) 00 R0A 00 R0B 00 - 4(3E) 00
RDLOOP: 7034 AA0100 MOV :00100H(B),A	ROC 00 ROD 00   - 5(3D) 00   ROE 00 ROF 00   - 6(3C) 00
display	R010 00 R011 00 - 7(3B) 00 R012 00 R013 00 - 8(3A) 00
	R014 00 R015 00   - 9(39) 00
TMS370: 370 USI Debugger v1.00 370 CDT v1.00	CP21 04Ah CP43 04Bh
Copyright © 1991 Texas Instruments, Inc.	CP65 04Ch   INPUTCTL 04Dh   WDKEY 04Eh
	RESOL 04Fh ERRORMSG 000h
F1 Inspect F9 Update F	0 Help

#### Interactive Debugger - Top Level Screen

of more information than is actually displayed in a given window. This allows the user to scroll the window up or down very quickly because the debugger does not need to request the required data from the CDT. The windows are automatically updated whenever the microcontroller stops running, or by the modify command. When the values change in a window conaining register or memory information,

simple two-letter command with no wasted keystrokes.

The ten function keys complement the command language by providing additional control of the debugger itself. Function keys are used to scroll windows up and down, and to move between win-



dows etc. The actual function keys displayed and available at any particular time are activity dependent.

During execution, several modes of fixed display are available - a hex display of all register and peripheral files for example, or a binary display of the peripheral ports. While using a fixed display, subsequent execution to a breakpoint or execution of a single instruction step will overwrite the old data on the screen with new data. A programmable line of up to six registers or peripheral locations is provided for display with breakpoints and instruction steps.

#### Code Window

Located in the upper left-hand comer of the screen, the Code Window is dedicated to displaying the code being debugged. The code in this window is disassembled from object code in memory.

The disassembler uses the symbol table and with the exception of relocatable register symbols, inserts labels into the disassembly, whenever possible. The instruction at the current PC value is identified with a highlighted address. Instructions at which simple breakpoints have been set are also identified.

## **CPU Registers Window**

Five TMS370 registers (A, B, PC, SP and ST) are displayed in the CPU registers window located in the upper right hand corner of the screen. This window cannot be scrolled but the register contents may be modified.

### **Display Window**

This window is located in the lower left corner The functions (F Keys) available depend on what is currently being displayed.

Configure Window Dis	Configure Window Displayed Items						
Inspect or Change							
Run Mode	(run/continuous)						
Clock Source	(target/osc)						
Inspect Only							
Device Mode	(μprocessor/μcomputer)						
Clock Period							
Configure Commands							
Memory Map	Configure the memory map						
Load	Load memory map from file						
Save	Save memory map to a file						
Reset	Reset all memory ranges to device default						
Device Select	Select a standard TMS370xx device						
Reset	Reset the TMS370 device						
Colours	Run the Colour Setup utility (DBSETUP)						
Programmation Programmation	Device Programmation Menu						
Start	Start device programmation						
Abort	Abort device programmation						
Verify	Verify device memory						
Dump	Dump device memory						
Blank	Check device memory is blank						

TMS370 Debugger - Configuration and Programmation Commands



### Register File Window

The register file window is located on the left, under the CPU registers and displays the contents of 20 of the registers from the register file. This window can be scrolled up and down in order to see different areas of the register file as well as modify the contents of any register shown.

#### Stack Window

The stack window, located to the right of the register file window, contains the contents of the current program stack. The stack window differs

from the register file window in that a) when updated, the stack window automatically changes the display to reflect the offset of each register from the current top of stack, and b) the registers are displayed in reverse order, so that "higher" on the stack (ie. closer to the top-of-stack) corresponds to higher in the window.

#### **Expression Window**

The expression window, located in the lower right hand corner of the screen is used to display expressions specified by the user.

Top Level Commands	
Display	Fill the Display Window
Memory	Display any memory location
Pregs	Display peripheral registers
File	Display a file
Symbol	Display current module's symbols
mOdules	Display modules
Clear	Display system revisions
eXecute	Run or Single-step the CPU
Instruction	Single-step instruction
Statement	Single-step statement (special for CALL)
Loop	Single-step once through a loop
While	Single-step while expression is true
Until	Single-step until expression is true
Function	Single-step until RTS or RTI is encountered
Go	Run from current PC
Reset	Software reset and run
tArget reset/run	Wait for target to be reset, then run
Trace/Timer	Inspect trace samples

TMS370 Debugger - Top Level Commands



Register Memory Modify a register Modify or fill memory Modify Modify a memory location Fill Fill a range of memory with a value Invoke symbolic line by line assembler Breakpoint Change code breakpoint settings	
Memory Modify or fill memory Modify Modify a memory location Fill Fill a range of memory with a value Assemble Invoke symbolic line by line assembler Breakpoint Change code breakpoint settings	
Fill Fill a range of memory with a value Assemble Invoke symbolic line by line assembler Breakpoint Change code breakpoint settings	
Assemble Invoke symbolic line by line assembler Breakpoint Change code breakpoint settings	
Breakpoint Change code breakpoint settings	
Add a simple breakpoint	
Delete Delete a simple breakpoint	
Remove all simple breakpoints	
Load Load simple breakpoints from file	
Save Save simple breakpoints to a file	
Evaluate Evalute an expression	
Configure Configure the debugger (see below)	
Trace/Timer Inspect trace samples	
Position Position trace screen at a specific sample	,
Top Position trace screen at top of trace buffe	r
Bottom Position trace screen at bottom of trace b	uffer
Save Save trace buffer to a file	
eXecute Start the CPU	
Load Load a file	
mOdule Set the current module	
Halt the CPU if running	
System Temporary escape to the operating syste	m
Quit Exit from the debugger	

TMS370 Debugger - Top Level Commands Cont.





## Additional member of TMS7000 Family

- TMS70C82 Prototyping Device
- Low-Volume Production Support Option
- Register-to Register Architecture
- TMS7000 Instruction Set Compatible
- Eight Powerful Addressing Formats

#### • CMOS Technology

- Low Power Modes
- 8K-Byte On-Chip EPROM with Programming Procedure Compatible with TMS27C64

#### • Operating Range

- Voltage (Vcc) 3V 6V
- Frequency 0.5 MHz to 6.0 MHz
- Temperature -40°C to 85°C

#### • Flexible Memory Configuration

- 256-Byte On-Chip RAM Register File
- Memory-Mapped ports
- Memory Expansion to 64K Bytes

#### • 32 CMOS Compatible I/O Pins

- 24 Bidirectional Pins
- 8 Output Pins

#### • Three On-Chip Timers:

- Two cascadable 16-Bit Timers with 5-Bit Prescale and 16-Bit Capture Latch
- One 8-Bit Timer with 2-Bit Prescale
- Internal Interrupt with Timer Reload

#### • On-Chip Serial Port

- Flexible Data Protocols
- Internal or External Baud Generator
- Asynchronous, Isoynchronous and Serial
   I/O Modes
- Two Multiprocessor Communication Formats


#### • Flexible Interrupt Handling

- External Interrupts Programmable for Edge or Edge/Level Triggerring and Rising or Falling Edge Detection
- Priority Servicing of Simultaneous Interrupts
- Global and Individual Interrupt Masking


#### e Development Support

- Low Cost Evaluation Module
- Full feature Development System
- Assembler/Linker Cross Support for Popular Hosts

#### JD PACKAGE (TOP VIEW)



# FJ PACKAGE





1

# TMS77C82 8-BIT CMOS EPROM MICROCOMPUTER

#### description

The TMS77C82 is an EPROM version of the 8-bit TMS70C82 microcomputer. The TMS77C82 contains 8K bytes of on-chip EPROM and is completely software and pin compatible with the TMS70C82. Other features include 256 bytes of on-chip RAM, a flexible serial port (UART), three timers programmable sense interrupts, eight addressing formats, and the same advanced register-to-register architecture that allows direct register arithmetic and logical operations without requiring the use of an accumulator (e.g Add R37, R228; add register 37 to register 228 and store the result in register 228).

The TMS77C82 is ideal for low-power applications, and for designs where program constraints are likely to change periodically. The CMOS fabrication, coupled with high performance CPU and internal peripherals, allows flexible system designs in industrial, automotive, computer and telecommunications applications. Other uses of this device include prototyping capabilities for the TMS70C82 and a low-volume alternative to masked ROM parts.

The 16-bit timers, with their associated 5-bit prescale, 16-bit capture latch, and timer outputs, simplify A/D conversions, pulse width measurements and other time-critical application designs. For real-time applications where accuracy over long periods is essential, the Timer 1 output may be cascaded into the Timer 2 inputs to effectively form one 42-bit timer.

The unique serial port can operate in any one of these three modes: Asynchronous, Isosynchronous, or Serial I/O. Additional features of the serial port include a selectable protocol (data bits, parity, and stop bits). Internal or external baud rate generation and error detection flags. Direct networking for processor-to-processor communications is also supported through two multiprocessor protocols.

There are six prioritised interrupt levels on the TMS77C82. Level 0 is the nonmaskable reset, level 2 is associated with Timer 1, level 4 is associated with the serial port (receive, transmit and Timer 3), and level 5 is generated by Timer 2. Levels 1 and 3 are external interrupts with programmable edge/edge and level triggering, and rising/falling sense detection. All interrupts are routed through a user-defined vector to the appropriate service routine; therefore, each service routine can be located anywhere in the TMS77C82 address space. There is a global interrupt enable bit in the status register as well as individual interrupt enable bits for interrupts 1 through 5. The TMS77C82 can be programmed like any Texas Instruments TMS27C64 on a wide variety of PROM program with the aid of an adaptor socket (see pages 40 and 41 for schematics. Contact your PROM programmer manufacturer or local TI field sales office for programming support. The TMS77C82 also contains an EPROM integrity feature called the R bit, which may be used to disable external access to the EPROM. Once the Rbit has been programmed, the contents of the EPROM cannot be modified and only 1s can be read externally from the EPROM. The only way to modify the R bit protection is to completely erase the contents.

If power consumption is critical, the TMS77C82 can idle selectable sections of the microcomputer(e.g. Timer 1, Timer 2, or UART) and use power only when needed. Also the entire processor can be halted while retaining the 256 bytes of internal RAM.

The TMS77C82 instruction set is identical to that of all TMS7000 family members, allowing easy transition between members.



# TMS77C82 8 BIT CMOS EPROM MICROCOMPUTER

#### functional block diagram RESET INT4 INT 1 INT5 INTERRUPT TIMER 3 INT3 CONTROL INT2 SERIAL I/O PORT RAM SCLK ТX 256 BYTES 8 I/O LINES/ PORT A SCLK/RX FUNCTIONS 8 OUTPUT LINES/TX/ PORT B TIMER OUTPUTS TIOUT PERIPHERAL/MEMORY 8-BIT T20UT CONTROL CPU TIMER 1 TIMER 2 INT 1 INT3 **EPROM** PORT C 8K BYTES 8 I/O LINES OSCILLATOR PORT D 8 I/O LINES MODE CONTROL

# TMS77C82 8-BIT CMOS EPROM MICROCOMPUTER

# pin descriptions

			OPER	ATION MODES		EPR	OM MODE
SIGNAL PIN NO.		1/0	DESCRIPTION	SIGNAL	1/0	DESCRIPTION	
BIGRAL	LCC	DIP	] ""	DESCRIPTION	SIGNAL	"	DESCRIPTION
AO (LSb)	7	6	1/0	A0-A7 are general-purpose bidirectional pins.	A7	1	A3-A7, A12 are addres
A1	8	7	1/0		A6	1	lines.
A2	9	8	1/0		A5	1	
A3	10	9	1/0		A4	1	
A4/SCLK	11	10	1/0	Data I/O/Serial port clock	A3	1	
A5/RXD	18	16	1/0	Data I/O/Serial port receiver	A12	1	
A6/EC2	16	15	1/0	Data I/O/Timer 2 event counter	PGM	1	Program
A7/EC1	12	11	1/0	Data I/O/Timer 1 event counter	Ğ	1	Output enable
BO/T2OUT	3	3	0	BO-B3 are outputs. B4-B7 are outputs in Single-			mory interface pins in
B1/T1OUT	4	4	0	all other modes. BO and B1 are outputs for Time	er 2 and Tim	er 1.	
B2	5	5	0				
B3/TXD	41	37	0	Data output/Serial port transmitter			
84/ALATCH	42	38	0	Data output/Memory interface address latch stre	obe		
85/R/W	1	1	0	Data output/Memory read/write signal			
B6/ENABLE	43	39	0	Data output/Memory interface enable strobe			
B7/CLKOUT	2	2	0	Data output/Internal clockout			
CO	31	28	1/0	Port C is a bidirectional data port. In	Q1	1/0	Q1-Q8 are bidirections
C1	32	29	1/0	Microprocessor, Peripheral-Expansion, and	Q2	1/0	data lines.
C2	33	30	1/0	Full-Expansion modes, Port C is a multiplexed	03	1/0	
C3	34	31	1/0	low address and data bus.	Ω4	1/0	
C4	35	32	1/0	•	Q5	1/0	
C5	36	33	1/0		<b>Q</b> 6	1/0	
C6	37	34	1/0		Ω7	1/0	
C7	38	35	1/0		08	1/0	
D0	30	27	1/0	Port D is a bidirectional data port. In	AB	1	A0-A2 and
D1	29	26	1/0	Microprocessor and Full-Expansion modes,	A9	1	A8-A11 are
D2	27	24	1/0	it is the high address bus.	A11	1	address lines.
D3	26	23	1/0		A10	1	
D4	25	22	1/0		E	1	Chip enable
D5	24	21	1/0	!	AO	١.	
D6	22	20	1/0		A1	1	
D7	21	19	1/0		A2	1	
INT 1	14	13	1	Highest priority maskable external interrupt			
INT3	13	12	1	Lowest priority maskable external interrupt			
RESET	15	14	1	Reset	GND		VSS for EPROM mode
MC	40	36	1	Mode control pin, VCC for Microprocessor	V _{PP}	1	Program enable
				mode			12.5 V to program
	1						(0 V to verify)
XTAL2/CLKIN	19	17	1	Crystal input for control of internal oscillator	GND	1	VSS for EPROM mode
XTAL1	20	18	0	Crystal output for control of internal oscillator			<u> </u>
Vcc	28	25		Supply voltage (positive)	Vcc	T	Supply voltage (6 V)
VSS	23	40		Ground reference	GND	1	Ground reference
-	39					1	
	44					1	



#### architecture

#### memory modes

The TMS77C82 has four different operating modes, allowing the optimization of the on-chip versus offchip memory for each application. These modes are Single-Chip, Peripheral Expansion, Full Expansion, and Microprocessor. The tables below show the pin conditions that must be met for each mode, the number of I/O pins, and the amount of external address space available in each of the different modes. To enter the EPROM mode, the RESET and XTAL2 pins must be held low.

			OPI	RATION MODES		EPROM	EPROM
MODE :	SELECT	SINGLE- CHIP	PERIPHERAL EXPANSION	FULL EXPANSION	MICROPROCESSOR	PROGRAMMING MODE	VERIFY MODE
I/O CONTROL	BIT 7	0	0	1	X	×	×
REGISTER	BIT 6	0	1	0	×	×	×
MODE CONTR	OL PIN	VSS	VSS	VSS	Vcc	Vpp	Vss
RESET PIN		Vcc	VCC	Vcc	Vcc	V _{SS}	Vss
XTAL2 PIN		N/A	N/A	N/A	N/A	V _{SS}	Vss

X - Don't care

N/A - Not applicable

	\$INGLE-CHIP	PERIPHERAL EXPANSION	FULL EXPANSION	MICROPROCESSOR
I/O Pins:				
Bidirectional	24	16	8	8
Output only	8	4	4	4
Expansion Bus:		•		
Address only lines	0 .	0	8	8
Multiplexed Address/Data lines	0	8	8	8
Control lines	0	4	4	4
Memory Space:				
RAM	256	256	256	256
EPROM†	8192	8192	8192	0
Internal Peripheral File	28	25	23	23
External Peripheral File	0	231	233	233
External Memory	0	0	56832	65024

[†]The first six bytes of masked ROM are reserved for TI internal use.

# TMS77C82 8-BIT CMOS EPROM MICROCOMPUTER

# memory map

	SINGLE-CHIP	PERIPHERAL EXPANSION	FULL EXPANSION	MICROPROCESSOR	
> <b>0</b> 0000	REGISTER FILE				
>0100	ON-CHIP PERIPHERALS (TIMERS, INTERRUPTS, I/O PORTS, SERIAL PORT)				
>011C		PERIPHERAL EXPANSION			
>0200	NOT AVAILABLE			MEMORY	
>E000 ¹	ON-CHIP PROGRAM EPROM, 8K BYTES			EXPANSION	
	SINGLE-CHIP	PERIPHERAL EXPANSION	FULL EXPANSION	MICROPROCESSOR	



# TMS77C82 8 BIT CMOS EPROM MICROCOMPUTER

#### peripheral memory map

REGISTER	ADDRESS	NAME	NOTE	FUNCTION
PO	>0100	IOCNTO	3	Interrupts 1, 2, and 3, expansion mode control
P1	>0101	IOCNT2		Polarity and edge/level control for INT1 and INT3
P2	>0102	IOCNT1	3	Interrupts 4 and 5
P3	>0103			Reserved
P4	>0104	APORT		A port data value
P5	>0105	ADDR		A port direction register
P6	>0106	BPORT	1	B port data value
P7	>0107	-	}	Reserved
P8	>0108	CPORT	1	C port data value
P9	>0109	CDDR	1	C port direction register
P10	>010A	DPORT	2	D port data value
P11	>010B	DDDR	2	D port direction register
P12	>010C	TIMSDATA	3	Timer 1 MSB reload register/MSB readout latch
P13	>010D	TILSDATA	3	Timer 1 LSB reload register/LSB decrementer value
P14	>010E	TICTLI	3	Timer 1 control register 1/MSB readout latch
P15	>010F	TICTLO	3	Timer 1 control register O/LSB capture latch value
P16	>0110	T2MSDATA	3	Timer 2 MSB reload register/MSB readout latch
P17	>0111	T2LSDATA	3	Timer 2 LSB reload register/LSB decrementer value
P18	>0112	T2CTL1	3	Timer 2 control register 1/MSB readout latch
P19	>0113	T2CTL0	3	Timer 2 control register O/LSB capture latch value
P20	>0114	SMODE		Serial port mode control register
P21	>0115	<b>S</b> CTL0		Serial port control register 0
P22	>0116	SSTAT		Serial port status register
P23	>0117	T3DATA	3	Timer 3 reload register/decrementer value
P24	>0118	SCTL1		Serial port control register 1
P25	>0119	RXBUF		Receiver buffer
P26	>011A	TXBUF	1	Transmitter buffer
P27	>011B	-		Reserved
P28-P255	>011C->01FF			Peripheral expansion

- NOTES: 1. PB. P9, and the most significant nibble of P6 become off-chip in Peripheral Expansion, Full Expansion, and Microprocessor modes 2. P10 and P11 become off-chip in Full Expansion and Microprocessor modes. All other addresses between P0 and P27 inclusive
  - remain on-chip in all expansion modes

    Exercise caution when using logical instructions (e.g., ANDP, ORP, XORP) on these registers because of the different read/write functions.

#### interrupt priorities

The TMS77C82 has five interrupt levels plus RESET. These levels are defined as follows:

Level 0: RESET (highest priority)

Level 1 (INT1): External, user-defined, software programmable control over edge/level triggering and

polarity

Level 2 (INT2): Timer 1

Level 3 (INT3): External, user-defined, software programmable contol over edge/triggering and

polarity

Level 4 (INT4): Serial port TX ready, RX full, or Timer 3

Level 5 (INT5): Timer 2



## TMS77C82 8-BIT CMOS EPROM MICROCOMPUTER

#### device initialization

Interrupt level 0 ( $\overline{\text{RESET}}$ ) cannot be masked and will be recognized immediately, even in the middle of an instruction. To execute the level 0 interrupt, the  $\overline{\text{RESET}}$  pin must be held low for a minimum of 1.25 internal clock cycles ( $t_{\text{C}}(C)$ ) to guarantee recognition by the device. During assertion of the  $\overline{\text{RESET}}$  pin, the following conditions for the indicated locations occur.

PF LOCATIONS	LOCATION	RESET RESULT
P5, P9, P11	Data Direction Registers	Set to all Os (ports are inputs)
P4, P8, P10	Port A, C, D Output Data Flip Flops	Not affected
P6	Port B Output Data Flip Flops	Set to all 1s
P0, P1	IOCNTO, IOCNT2	Set to all 0s (Bits 7, 6, 3, 2, 0, and IOCNT2 are indeterminate)
		NOTE: INT1FLG-INT3FLG are cleared
P2	IOCNT1	Bits 3, 2, 0 set to 0
		Bits 7, 6, 5, 4, 1 not affected
		NOTE: INT4FLG is not cleared
		NOTE: INT5FLG is cleared
P21	SCTLO	Bits 7, 2, 1, 0 set to 0
	1	Bit 6 set to 1
		Bits 5, 4, 3 not affected
P22	SSTAT	Bits 6, 1 set to 0
		Bits 2, 0 set to 1
		Bits 7, 5, 4, 3 not affected
P24	SCTL1	Bits 6, 5, 4, 3, 2 set to 0
		Bits 7, 1, 0 not affected
P14	T1CTL1	Bit 6 set to 0
		All others not affected
P18	T2CTL1	Bits 7, 6 set to 0
		All others not affected

CPU REGISTERS	RESET RESULT	
Status Register	Cleared	
Stack Pointer	Loaded with >01	
Program Counter	Old MSB, LSB loaded into Register A and B	
	PC loaded with reset vector	

#### 1/O control registers

The I/O control registers are located in the Peripheral File and are responsible for memory mode definition and interrupt control. In the following figures, each bit in the I/O control registers is defined.

The INTn FLAG values are independent of the INTn ENABLE values. Writing a 1 to the INTn ENABLE will not clear the INTn FLAG. Writing a 1 to the INTn CLEAR bit will clear the corresponding INTn FLAG, but writing a 0 to the INTn CLEAR bit has no effect on the bit.






FIGURE 1. I/O CONTROL REGISTER 0 (IOCNTO)





FIGURE 2. I/O CONTROL REGISTER 1 (IOCNT1)





NOTE 4: When changing the sense of INT1 or INT3, the interrupt will become active (set the FLAG bit and interrupt the CPU if enabled)
If the level present at the interrupt pin corresponds with the new sense selected. Also, the corresponding capture latch will be loaded.

FIGURE 3. I/O CONTROL REGISTER 2 (IOCNT2)

#### programmable timer/event counter

The TMS77C82 features three on-chip timers with individual start/stop control bits. Timer 1 (shown in Figure 4) and Timer 2 (shown in Figure 7) consist of a 16-bit readable decrementer with a 16-bit reload register, a 16-bit capture latch, and a 5-bit prescaler with a 5-bit reload register. Timer 3 consists of an 8-bit reload register and a 2-bit prescaler with a 2-bit reload register. Timer 3 can be used as a general-purpose timer or as a baud rate generator for the serial port.

#### most significant byte readout latch

This latch is shared between the most significant byte (MSB) of the decrementer and the MSB of the capture latch, it allows the complete 16-bit value of the decrementer or the capture latch to be sampled at one moment. The least significant byte (LSB) must be read first, which causes the MSB to be simultaneously loaded into the readout latch.

There is only one readout latch for each timer, but the same latch can be read from two addresses for easier programming (see the diagrams for Timer 1 and Timer 2).

Timer 1 MSB readout latch can be read from both P12 (>010C) and P14 (>010E). Similarly, Timer 2 MSB readout latch can be read from both P16 (>0110) and P18 (>0112).

Reading the LSB of the decrementer or capture latch will always update the contents of the readout latch. In order to correctly read the entire 16-bit value of the decrementer or capture latch, the LSB must be read first, which will load the MSB readout latch. The MSB readout latch must be read and stored before reading the LSB of either the decrementer or capture latch.

The order of 16-bit read operations should be:

Timer 1:

Decrementer: P13 then P12, or P13 then P14 Capture latch: P15 then P12, or P15 then P14

Timer 2:

Decrementer: P17 then P16, or P17 then P18 Capture latch: P19 then P16, or P19 then P18



# timer 1 schematic diagram

A schematic diagram of Timer 1 is shown below. For clarity the details of the clock source selection and the power reduction mechanism are covered in Figure 6, Timer 1 Control Registers.




FIGURE 4. TIMER 1 SCHEMATIC DIAGRAM

### timer 1 control registers




FIGURE 5. TIMER 1 DATA REGISTERS




FIGURE 6. TIMER 1 CONTROL REGISTERS

### timer 2 schematic diagram

A schematic diagram of Timer 2 is shown below. For clarity the details of the clock source selection and the power reduction mechanism are covered in Figure 9, Timer 2 Control Registers.




FIGURE 7. TIMER 2 SCHEMATIC DIAGRAM

#### timer 2 control registers





FIGURE 8. TIMER 2 DATA REGISTERS






FIGURE 9. TIMER 2 CONTROL REGISTERS

#### timer 1 and timer 2 clock source

#### TIMER 1 CLOCK SOURCES

	T1CTLO BIT 6 (SOURCE)	CLOCK Source	MODE	
1	0	fosc/4	RTC (Real Time Clock)	
1	1	A7, External	EC (Event Counter)	

#### TIMER 2 CLOCK SOURCES

T2CTL0 BIT 6 (SOURCE)	T2CTL1 BIT 7 (CASCADE)	CLOCK SOURCE	MODE
0	0	fosc/4	RTC
1	0	A6, External	EC
×	1	Reload Signal of Timer 1	CASCADE

Bit 7 of timer control registers T1CTLO and T2CTLO is the START bit for Timer 1 and Timer 2, respectively. When a 0 is written to the START bit, the timer chain is disabled and frozen at the current count value, and Timer 1's INT2 FLAG or Timer 2's INT5 FLAG is set to 0. When a 1 is written to the START bit, regardless of whether it was a 0 or a 1 before, the prescaler and counter decrementers are loaded with the corresponding latch values, and the Timer/Event Counter operation begins.

When the prescaler and counter decrement through zero together, an interrupt flag is set and the prescaler and counter decrementers are immediately and automatically reloaded with the corresponding values from the reload registers, and counting continues. The interrupts generated by the timers are INT2 for Timer 1 and INT5 for Timer 2.

Timers 1 and 2 each have a 16-bit capture latch which "captures" the current value of the counter whenever the appropriate input capture signal is generated. The capture latch values for Timer 1 and Timer 2 are loaded on the active edges of INT3 and INT1, repsectively, whether or not the interrupts are enabled. Both capture latches are disabled during the IDLE instruction when their corresponding timer HALT bits are 1.

#### event counter (EC)

When Timer 1 or Timer 2 is in the EC mode, pins A7 and A6 are the decrementer clock sources for Timer 1 and Timer 2, respectively. The maximum clock frequency on A7 or A6 in the EC mode must not be greater than  $f_{\rm OSC}/4$ . The minimum pulse width must not be less than 1.25 machine cycles ( $t_{\rm C(C)}$ ). Each positive pulse transition decrements the count chain.

### timer output function

A timer output function exists on both Timer 1 and Timer 2 that allows the B1 and B0 outputs, respectively, to be toggled every time the timer decrements through zero. This function is enabled by the T10UT bit and T20UT bit (bit 6) in timer control registers T1CTL1 and T2CTL1.

When operating in the timer output mode, the BO and/or B1 output cannot be changed by writing to the B port data register. Writing to the respective timer's START bit will reload and start the timer, but will not toggle the output. The output will toggle only when the timer decrements through zero. The timer output feature is independent of INT2 and INT5 and, therefore, will operate with INT2 and INT5 enabled or disabled. Also, if the timer is active during the IDLE instruction, the timer output feature will continue to operate.



# TMS77C82 8-BIT CMOS EPROM MICROCOMPUTER

Whenever the T20UT or T10UT bit is returned to 0, B0 or B1 will become an output-only pin, like B2. The value in the B0 or B1 data register will be the last value output by the timer output function, so that B0 or B1 will not change as the T20UT or T10UT bit is returned to 0.

Whenever a read of BPORT is performed, the values on the B0 pin and B1 pin will always be returned, so the current timer output values can be read by reading BPORT.

The T10UT and T20UT bits are set to 0 by RESET, so the timer output function will not be enabled unless the user sets the T10UT or T20UT bit to 1.

The Timer 2 output (T20UT) cannot be used if Timer 1 and Timer 2 are cascaded together (CASCADE bit of T2CTL1 set to 1).




### serial port

The TMS77C82 contains a serial port which greatly enhances its I/O and communication capability. The serial port can operate in several modes which permit the TMS77C82 to interface with Universal Asynchronous Receiver, Transmitter (uart) peripheral devices as well as several microcomputers (e.g. TMS77C82, TMS70C82, 6801, 8051). The serial port consists of a receiver (RX), transmitter (TX) and baud rate generator (Timer 3, T3). It is controlled and accesses through the following registers in the peripheral file:

REGISTER	ADDRESS	NAME	TYPE	FUNCTIONS
P20	>0114	SMODE	R/W	Serial Port Mode
P21	>0115	SCTLO	R/W	Serial Port Control C
P22	>0116	SSTAT	READ	Serial Port Status
P23	>0117	T3DATA	R/W	Timer 3 Data
P24	>0118	SCTL1	R/W	Serial Port Control 1
P25	>0119	RXBUF	READ	Receiver Buffer
P26	>011A	TXBUF	WRITE	Transmission Buffer

For detailed register bit descriptions, refer to the TMS7000 Family Data Manual.



Note 5: The INT4 sources are effectively wire-ORed together to generate only one INT4 input. The SCLK sources are wired together to generate only one SCLK input.

FIGURE 10. SERIAL PORT FUNCTIONAL BLOCKS







FIGURE 11. SERIAL PORT MODE (SMODE)

SMODE is the RX/TX control register that describes the character format and type of communication mode.





**SCTLO** 

FIGURE 12. SERIAL PORT CONTROL REGISTER 0 (SCTL0)

SCTLO is RX/TX control register used to control the serial port functions such as TX and RX enable, clearing of error flags, and software enable.




FIGURE 13. SERIAL PORT STATUS (SSTAT)

SSTAT is the read-only register used to report the status of the serial port. Bit 7 (IADD) stores the value of the last address/data bit received when using the Intel multiprocessor mode.





FIGURE 14. TIMER 3 DATA REGISTER (T3DATA)




T3DATA



#### FIGURE 15. SERIAL PORT CONTROL REGISTER (SCTL1)

For a description of the individual timer bits in SCTL1, see the Timer 3 section of this document.








FIGURE 17. TRANSMITTER BUFFER (TXBUF)

### serial port clock sources

The serial port can be clocked by Timer 3 or an external baud rate generator. The source of the serial clock (SCLK) is determined by the CLK bit (SCTL1 bit 6) and the SCLKEN bit (SCTL0 bit 1).

SCLKEN	CLK	Serial Port Clock Operation
1	1	A4 is forced to output mode, independent of the data direction register (P5). Timer 3 provides the clock for the Serial Port which is output as SCLK on A4.
1	0	A4 is forced to input mode, independent of the data direction register (P5). An external signal applied to A4 provides the baud rate clock for the Serial Port.
0	1	A4 is available for general-purpose I/O. The clock for the serial port is provided by Timer 3 but is not output on any pin.
0	<b>O</b>	A4 is selected as general purpose I/O with its direction register controlling the direction of A4. The serial port clock is taken from the A4 pin, so the clock can be provided by an external signal if the pin is in input mode (the same as the SCLKEN = 1, CLK = 0 option above), or by software if the pin is in output mode by writing to the A4 data register.

If SCLKEN is changed from 1 to 0, A4 will have the direction selected by the A port direction register.

In any of these modes, reading from A4 will return the value present at the pin. SCLKEN and CLK are both set to 0 by  $\overline{\text{RESET}}$ . The A4 direction register is also set to 0 (input) by  $\overline{\text{RESET}}$ .



#### timer 3

Timer 3 can be used as a general-purpose timer or as the clock generator for the serial port. Timer 3 is accessed through T3DATA and SCTL1. The Timer 3 clock source is an internal signal with the frequency equal to f_{OSC}/4. Timer 3 consists of a 2-bit rescaler and an 8-bit counter. These are automatically reloaded from a 2-bit and an 8-bit reload register, respectively, whenever a register decrements through zero.

Timer 3 is continuously reloaded with the prescaler and decrementer reload register values while the T3RUN bit is 0. Timer 3 differs from Timer 1 and Timer 2 in that Timer 3 cannot be held at the value it contained when the T3RUN bit goes to 0. The timer begins decrementing when the T3RUN bit is changed from 0 to 1. The T3RUN bit is initialized to 0 by reset.

Each time the timer decrements through zero, the Timer 3 flag is set to 1 and the INT4 FLAG is set to 1 if T3ENB (SCTL1 bit 2) is 1. Timer 3 and its flags are not affected by the serial port software reset (UR). Therefore, Timer 3 can be used independent of the serial port.

When using Timer 3 as the serial port clock source, the reload pulse (timer decremented through zero) output of Timer 3 goes to the serial port via a divide-by-two circuit, producing an equal mark-space ratio internal SCLK (see Timer 3 block diagram). The baud rate generated by Timer 3 is user-programmable and is determined by the value of the 2-bit prescaler and the 8-bit timer reload registers.

The equations for determining the output baud rates for both the asynchronous and isosynchronous modes are:

Asynchronous Baud Rate = 
$$\frac{f_{OSC}}{64(PRR + 1)(TRR + 1)} = \frac{SCLK}{8}$$
  
Isosynchronous Baud Rate =  $\frac{f_{OSC}}{8(PRR + 1)(TRR + 1)} = SCLK$ 

where: fosc = frequency of the crystal or external system clock

TRR = Timer 3 decrementer reload register (P23)

PRR = Timer 3 prescale reload register (P24)

SCLK = Serial clock either input or output from the SCLK pin

The baud rate for the serial I/O mode is determined with the same equation used to determine the isosynchronous baud rate.




FIGURE 18, TIMER 3 SCHEMATIC DIAGRAM

#### serial port initialization and reset

After a system reset, the UR bit in SCTLO will be set to 1 and the serial port will be held in its reset condition. The serial port registers are then set in the order shown below. A serial port reset can be performed by writing a 1 to the UR bit (SCTLO bit 6) or by writing data to the SMODE register at any time. Whenever a write to the SMODE register is performed, the UR bit is set to 1 and the serial port will be reset. The data written to SMODE will become the new SMODE register contents.

### SERIAL PORT INITIALIZATION

SET B3 DATA = 1
WRITE TO SMODE
WRITE TO SCTLO (SET BIT 6 TO 0)
WRITE TO SCTL1

The BPORT pin 3 must be set to 1 to transmit.



#### **UART** reset by software

Setting the UR bit (SCTLO bit 6) to 1 affects the following:

SCTLO

Bits 7, 2, 1, 0 set to 0

Bit 6 set to 1

Bits 5, 4, 3 not affected

SSTAT

Bits 6, 1 set to 0

Bits 2, 0 set to 1

Bits 7, 5, 4, 3 not affected

SCTL1

Bits 6, 5, 4 set to 0

Bits 7, 3, 2, 1 0 not affected

Pin 37 (B3/TXD)

Outputs the value of bit 3 of P6

Pin 10 (A4/SCLK) Configures to the corresponding values stored in P4 and P5

Pin 16 (A5/RXD) Configures to the corresponding values stored in P4 and P5

You cannot write to the affected bits of SCTL0 and SCTL1 while the UR bit is set to 1. The configuration of all bits in SCTL0 can be written to with a single instruction as long as the value of bit 6 (UR) within that instruction is 0.

### software example

The following software example initializes the TMS77C82.

***	***	****	***
*	F: E	SET AND	INITIALIZATION
***	***	*****	*******************************
*			
*			EQUATE TABLE
*			
AFORT	EQU	P4	Port A Data Register
BEORT	EQU	P6	Port B Data Register
CFORT	EQU	P8	Port C Data Register
DPORT	EQU	F10	Fort D Data Register
ADDR	EQU	P5	Port A Data Direction Register
CDDR	EQU	P9	Port C Data Direction Register
DDDR	EQU	F11	Fort D Data Direction Register
#			•
#			1/O CONTROL REGISTERS
*			
IOCNTO	EQU	PO	Interrupts 1,2,3 and E pansion mode
IOCNT1	EQU	F2	Interrupts 4,5
IOCNT2	EQU	P1	Polarity and level control for external ints.
#			
*			TIMER 1 REGISTERS
#			
TICTLO	EQU	P15	Timer 1 control register 0
TICTLI	EQU	F14	Timer 1 control register 1
TILSDA		P13	Timer 1 LSB reload Register
TIMSDA		P12	Timer 1 MSB reload Register
PRESC1		>00	Timer 1 Prescale value for 10 ms
TIOMSL		>97	Timer 1 MSB value for 10 ms
TIOMSM	EQU	>3A	Timer 1 LSB value for 10 ms

```
#
                           TIMER 2 REGISTERS
T20TLO EQUI
            P19
                           Timer 2 control régister O
T20TL1 E00 P18
                           Timer 2 control register 1
T2LSDA EQU
                           Timer 2 LSB reload Register
            F17
T2MSDA EDU
                           Timer 2 MSB reload Register
            F16
PRESC2 EQU
              0
                           Timer 2 Prescale value for 10 KHz
                           Timer 2 MSB value for 10 KHz
              74
TIOKHL EQU
                           Timer 2 LSB value for 10 KHz
TIOKHM EQU
             0
                           HART REGISTERS
TSDATA EQU
            P23
                           Timen 3 relacd register
            F20
SMODE EQU
                           Serial port Mode Control Register
SCITLO EQUI
            F21
                           Serial port Control Register O
                           Serial port Status Register
            P22
SCTL1 EOU
            P24
                           Serial port Control Register 1
RXBUF EQU
           F:25
                           Receiver buffer
TXBUE EQU
           P26
                           Transmitter buffer
B300 EQU
           103
                           Count for 300 baud at 6 MHz
      THIS IS THE RESET ENTRY FOINT
START DINT
                               Disable interrupts
      MOVP %201000000.SCTL1 Halt timer 3. sleep & WU bits off
      MOV
            %100,B
                               Set stack pointer to R100
      LDSP
                               INTERRUPTS
      MOVP . %200101110, IOCNTO Set Mode, enable int 2, clear all flags
      MOVP %200001111, IOCNT1 Enable interrupts 4,5; clear all flags
      MOVP %200000000, IOCNT2 Set INTs sense; type = level
                               PORT
                                         DATA
      MOVP %200001000, AFORT
                             Initialize Port A
      MOVP %?10111100, BPORT
                             Initialize Port B (BB=1 for UART operation)
      MOVP
            %?10101011,CPORT
                               Initialize Fort C
      MOVP
            %200001001, DFORT
                               Initialize Fort D
      MOVP %?10001110,ADDR
MOVP %?10111111,CDDR
                               Initialize Fort A
                               Initialize Fort C directions registers
      MOVP %?01001001,DDDR
                               Initialize Fort D directions registers
                               TIMER
      Timer 1 is configured as an internal real time clock which
      interrupts the CPU every 10 ms (at 6 MHz) on interrupt level 2
      MOUP
            %200000000, T1CTL1 Timer 1 output pin turned off
      MOVE
            %TIOMSL,TILSDA LSB timer latch value for 10 ms
%TIOMSM,TIMSDA MSB timer latch value for 10 ms
      MOVE
      MOVP %>80+PRESC1,T1CTLO start bit + prescale value set
```



#### TIMER 2

Timer 2 will output a square wave with a 10 KHz frequency. The square wave will output on Port B pin 0. Once configured, Timer 2 will run continuously, without futher CPU servicing.

MOVP %201000000,T2CTL1 Timer 2 output pin turned on MOVP %710KHL,T2LSDA LSB timer latch value for 10 KHz MOVP %710KHM,T2MSDA MSB timer latch value for 10 KHz MOVP %280+PRESC2,T2CTL0 Start bit + prescale value set

#### SERIAL PORT

MOVP %8300,T3DATA Configure UART at 300 baud data bits =8,Stop=1,Parity=even,Protocol=motor MOVP %200010100,SCTL0 Reset errors, enable RX,disable scI and TX Start UART, CLK=int, prescale=2;sleep & WU=off

EINT LET THE INTERRUPTS IN NOW

END OF INITIALIZATION

#### power reduction modes

The TMS77C82 supports the Wake-up and Halt modes for low power consumption. These low power modes are entered via execution of the IDLE instruction. The power reduction mechanisms for each timer and the UART are completely independent of each other and are selected individually via the T1HALT, T2HALT, and SPH bits, located in the T1CTLO, T2CLTO, and SCTLO registers, respectively.

The Wake-up mode is entered when the IDLE instruction is executed. If the T1HALT, T2HALT, or SPH bits are set, then the corresponding timer or UART will be disabled. The Wake-up mode is exited by assertion of an enabled interrupt to the CPU or RESET.

The HALT modes are entered when the IDLE instruction is executed and the T1HALT, T2HALT, and SPH bits are set, causing the corresponding timers and UART to be disabled. The oscillator will be active or inactive depending on which mask option is chosen. The HALT OSC-ON mode is exited by assertion of an enabled external interrupt or RESET, while the HALT OSC-OFF mode is exited only by RESET.

MODE		FUNCTIONAL BLOCK STATUS	ENTER MODE	EXIT [†] MODE	
	CPU	T1, T2, T3-UART	osc	VIA	VIA
Wake-up	Halted	T1, T2, and T3-UART Individually programmed as fully active or halted	Active	IDLE	RESET INT 1 INT 2
HALT OSC-ON§	Halted	T1,T2, and T3-UART are all halted	Active	IDLE	RESET INT 1 INT 3
HALT OSC-OFF	Halted	T1, T2, and T3-UART are all halted	Inactive	IDLE	RESET

[†]Interrupts must be enabled to exit.

[§]Mask Options. Not programmable.



[‡]May be used to exit wake-up mode if not programmed to be inactive during IDLE.

#### I/O port operation during power reduction

The following table indicates the state of the memory expansion ports (B, C, and D) in the low power mode, for each of the expansion modes. All of the other I/O pins will maintain their current direction (input or output) and will continue to output the same data if in the output mode. No outputs become three-state when Wake-up mode is entered.

I/O PIN	\$INGLE-CHIP	PERIPHERAL EXPANSION	FULL EXPANSION AND MICROPROCESSOR
CLOCKOUT (B7)	B7 data register value	0	0
ENABLE (B6)	B6 data register value	1	1
R/W (B5)	B5 data register value	1	1
ALATCH (B4)	B4 data register value	0	0
ADDR/DATA (C7-C0)	Individual I/O	×	×
HIGH ADDR (D7-D0)	Individual I/O	×	×

X = Indeterminate

#### capture latch operation during power reduction

In Wake-up mode, Timer 1's capture latch will not be loaded when the  $\overline{\text{INT}3}$  pin is taken to its active level if T1HALT is 1. If T1HALT is 0 then the capture latch will be loaded every time the  $\overline{\text{INT}3}$  pin is taken to its active level, regardless of the value of the INT3EN flag. Similarly, Timer 2's capture latch in Wake-up mode will be loaded when the  $\overline{\text{INT}1}$  pin is taken to its active level if T2HALT is 1. If T2HALT is 0, then the capture latch will be loaded every time the  $\overline{\text{INT}1}$  pin is taken to its active level, regardless of the value of the INT1EN flag.

Once the TMS77C82 has been brought out of Wake-up mode, the capture latch will always be loaded when the appropriate interrupt pin is taken to its active level.



#### TMS77C82 SYSTEM CLOCK OPTIONS

The internal state cycle period, called Tc(c), is derived from the clock system that is applied on the XTAL pins of the circuit. The internal clock then divides the external clock source frequency by two to produce the internal state frequency; for example, a 5 MHz crystal produces an internal frequency of 2.5 MHz, which drives a 400-ns machine cycle. TMS77C82 devices can use a crystal, ceramic resonator, or another approximately 50% duty cycle clock as an external clock source. If the TMS77C82 contains the RC mask option it shall use an R-C circuitor a Ceramic resonator in the range described herebelow.

#### . System Clock Connections

The TMS77C82 uses the following methods to implement the clock options .

CRYSTALS: Parallel resonant crystals are connected between pins XTAL1 and XTAL2/CLKIN. To optimize the crystal waveform unbalanced capacitors should be connected, 15-pF between XTAL1 and Ground, and 33pF between XTAL2 and Ground. The crystal and components should be mounted as close as possible to the input pin to minimize output distortion and start-up stabilisation time. This connection is illustrated in Figure 19 a.

Crystals can be used with XTAL mask option only .

CERAMIC RESONATORS: Ceramic resonators are connected between pins XTAL1 and XTAL2/CLKIN. A resistor and two capacitors, with values determined by
the selected ceramic resonator, must be connected as shown in
Figure 19 b. Values vary by manufacturer and type. Ceramic
resonators can be used with both XTAL and RC mask options. The
following values are recommended by the Murata manufacturer:

Mask Option	Ceramic Resonator	Frequency (Hz)	RF (MOhm)	RD (KOhm)	CAP (pF)	VCC Range (V)
RC	CSB600P	- 600 K	1	2.7	150	2.0 5.5
	CSA8.00MT	8 M	1	0	22	4.0 5.5
	CSB1100JT	1100 K	1	2.7	100	2.0 5.5
	CSA3.58MG	3.58 M	1	0	30	3.5 5.5
XTAL	CSB500E	500 K	1	5.6	100	2.0 5.5
	CSA5.00MG	5 M	1	o	30	4.0 5.5
	CSA8.00MT	8 M	1	0	30	4.0 5.5


EXTERNAL CLOCK SOURCE: As shown in Figure 19c, external clock sources are connected to XTAL2/CLKIN, and XTAL1 is not connected. External clock sources can be used with both XTAL and RC mask options.




R-C CIRCUITS: R-C circuits provide a simple, low-cost oscillator for applications in which frequency toleration is not a concern. R-C circuits also provide immediate start-up oscillation upon exiting the Halt-Off mode operation.

> R-C circuits are connected as shown in Figure 19 d. The recommend ed value for the capacitor C is 47 pF. The value of the resistor  $\ensuremath{\text{R}}_{\ensuremath{\text{\tiny o}}}$ required for the desired frequency must be selected with respect to VCC, ambient temperature, and the tolerance of the R-C components. Recommended values for the resistor in the R-C network fall in the range of  $1K\Omega-100K\Omega$ .

R-C circuit can be used with R-C mask option only .



b. Ceramic Resonator




d. R-C circuit

Figure 19 SYSTEM CLOCK CONNECTIONS


Like all devices of the 7000 CMOS family, TMS77C82 devices may use oscillator mask options which provide different levels of functionality and power consumption during the Halt low-power mode . These oscillator options are called RC/OSC-OFF and XTAL/OSC-ON. For these 2 options, the internal Clock circuit block diagrams are defined as follows:



#### . LOW-POWER MASK OPTION



a. R-C internal clock circuit



b. XTAL internal clock circuit

The OSC-On options (XTAL) keeps the on-chip oscillator active during the Halt mode. When the device is brought out of Halt mode, there is no delay in restoring the full operation since the oscillator is already running. This option is useful in applications where no delay in res toring full operation after Halt mode is more important than the lower power consumption .

The OSC-Off option (RC) is useful in applications where very low power consumption is required in Halt mode. This option causes the oscillator to cease oscillation when Halt mode is entered. This offers the lowest power consumption around  $7\mu$ A. The RC option ( called TMS77C82 NRC or FNRC) supports an R-C circuit as well as a ceramic resonator or other external 50% duty cycle CLKIN signal. If an R-C network is used, it will restart full oscillation immediately upon exiting Halt mode. If a ceramic resonator is used, there will be a period before the oscillations stabi lize, causing a delay in the response to RESET of about 10 milliseconds.

### Note:

RC, XTAL are 'mask options', which means the option is placed on a manufacturing template, or mask, that copies the actual circuit onto the silicon device. This means the oscillator option is finalized at the start of manufacture and cannot be changed by software or hardware.



#### instruction set

The TMS7000 family instruction set consists of 57 instructions that control input, output, data manipulation, data comparisons, and program flow. The instruction set is supported with eight addressing modes to provide the flexibility to optimize programs to the user's applications. For example, the MOV instruction has ten operand combinations supported by its addressing modes.

ADDRESSING MODE	E	XAMPLE	OPERATION				
Single Register	DEC	R24	(R24) - 1	_	(R24)		
Dual Register	ADD	R32,R17	(R32) + (R17)	_	(R32)		
Peripheral File	XORP	A,P17	(P17) .XOR. (A)	_	(P17)		
Immediate	AND	% > C5,R35	(R35) .AND. >C5	-	(R35)		
Program Counter Relative	JMP	LABEL	(PC) + of18	_	(PC)		
Direct Memory	LDA	@>F3D4	(F3D4)	_	A		
Register File Indirect	STA	•R22	(A)	_	(R22)		
Indexed	BR	■>1AAA(B)	(>1AAA) + (B)	_	(PC)		

The CPU controls instruction execution by executing microinstructions from a dedicated control memory. The number of system clock cycles required to execute one assembly language instruction varies depending on the instruction complexity and operand addressing mode. Instruction execution times are stated in terms of the number of system clock cycles per instruction. This decouples the bus transaction protocol/timing from specific memory performance requirements. Instruction execution times vary from 5 to 49 internal system clock cycles, with most instructions requiring less than ten cycles to complete.

Similarly, the number of bytes of program memory required to store an instruction will vary with instruction complexity and addressing mode. TMS 7000 instructions require from one to four bytes of program memory space, with most instructions occupying one or two bytes.

The TMS7000 FAMILY INSTRUCTION SET SUMMARY, beginning on page 30, shows the instruction set, the addressing modes, the program memory byte length, and the execution cycle count for each instruction. The Addressing Mode entries are in the format of BYTE LENGTH/CYCLE COUNT. The following symbols and abbreviations are used:

SYMBOL	DEFINITION	SYMBOL	DEFINITION
8	Source Operand	d	Destination Operand
<b>A</b>	Register A or RO in Register File	В	Register B or R1 in Register File
RF	Source or Destination Register in Register File	label	16-bit Label
Pn	Source or Destination Register in Peripheral File	lop16	16-bit Immediate Operand
Rp	Source or Destination Register Pair (Rn, Rn - 1)	PCN	16-bit Address of Next Instruction
lop	8-bit Immediate Operand	ST	Status Register
offB	8-bit Signed Offset (label - PC)	₽	Extended Addressing Operand (Direct, Indirect,
PC	Program Counter	1	Indexed)
SP	Stack Pointer	_	Is Assigned To
%	Immediate Operand	Stack	Present Address of Stack Pointer
С	Status Register Carry Bit	0	Contents of



### TMS7000 FAMILY INSTRUCTION SET SUMMARY

					ADDRE	SSING M	DDES			
6	PERATION		DIRE	CT			EXTENDED			DESCRIPTION
		A	В	RF	Pa	@label	*RF	@label(B)	OTHER	
ADC	B RF %iop	1/5 2/8 2/7	2/8 2/7	3/10 3/9						Add with Carry (a) + (d) + (C) (d)
ADD :	B, RF, %iop,	1/5 2/8 2/7	2/8 2/7	3/10 3/9						Add (s) + (d) — (d)
AND	B RF %-iop,	1/5 2/8 2/7	2/8 2/7	3/10 3/9						And (s) .AND. (d) — (d)
ANDP	A B %iop,				2/10 2/9 3/11					And Peripheral (s) .AND. (Pn) — (Pn)
BR	-					3/10	2/9	3/12		Branch (d) — (PC)
BTJ0 [†]	8,,eff8 RF,,eff8 %iop,eff8	2/7 3/10 3/9	3/10 3/9	4/12 4/11						Bit Test and Jump If One If (s) AND (d) ≠ 0, then (PC) + of (B — (PC)
BTJOP	Aoff8 Boff8 %iopoff8				3/11 3/10 4/12					Bit Test and Jump If One Paripheral If (s) AND. (d) ≠ 0, then (PC) + off8 — (PC)
BTJZ [†]	8,off8 RF,off8 %iop,off8	2/7 3/10 3/9	3/10 3/9	4/12 4/11						Bit Test and Jump If Zero If (s) .AND. NOT (d) ≠ 0, then (PC) + off8 — (PC)
BTJZP [†]	A,off8 B,off8 %iop,off8				3/11 3/10 4/12		-			Bit Test and Jump If Zero Peripheral If (s) .AND. NOT (d) ≠ 0, then (PC) + of I8 — (PC)
CALL	-					3/14	2/13	3/16		Cell (SP) + 1 — (SP) (PC MSB) — (Stack) (SP) + 1 — (SP) (PC LSB) — (Stack) Operand Address — (PC)
CLR	-	1/5	1/5	2/7						Clear 0 — (d)
CLRC									1/6	Clear Carry Bit 0 — (C)
CMP	B RF %iop	1/5 2/8 2/7	218 217	3/10 3/9						Compare (d) – (s) computed; sets flags on result
CMPA	-					3/12	2/11	3/14		Compare A (A) – (s) computed; sets flags on result
DAC	B, RF, %iop,	1/7 2/10 2/9	2/10 2/9	3/12 3/11						Decimal Add with Carry (s) + (d) + (C) (d) (BCD)

[†] Add 2 to cycle count if jump is taken.



## TMS7000 FAMILY INSTRUCTION SET SUMMARY (CONTINUED)

					ADDRE	SSING MO	DES	•		
84	PERATION		DIRE	CT			EXTEN	DED		DESCRIPTION
		A	8	RF	Pa	Plab	•RF	(Plab(B)	OTHER	
DEC	_	1/5	1/5	2/7						Decrament
										(d) = 1 (d)
DECD	_	1/9	1/9	2/11						Decrement Double (Rp) - 1 (Rp)
DINT									1/5	Disable Interrupts 0 (Global Interrupt Enable Bit)
				ĺ						,
DJNZ [†]	A,off8 B,off8	2/7	2/7	1						Decrement and Jump If Not 0  (d) = 1 (d);
	RF,off8			3/9						if (d) ≠ 0, then (PC) + of18 — (PC)
DSB	B,	1/7								Decimal Subtract with Borrow
	RF, %iop,	2/10	2/10	3/12						(d) - (s) - 1 + (C) (d) (BCD)
EINT									1/5	Enable Interrupts
										1 — (Global Interrupt Enable Bit)
<b>IDLE</b>									1/6+	ldle
										(PC) — (PC) until interrupt (PC) + 1 — (PC) after return from interrupt
INC		1/5	1/5	217					-	Increment
	-	"		-						(d) + 1 (d)
INV	-	1/5	1/5	2/7						Invert NOT(d) (d)
		1		1					217	
JMP	off8							1	217	Jump (PC) + eff8 '— (PC)
Jone †	eff8	1		l			1	<b>1</b>		Jump on Condition
			1		ŀ	1		1		(PC) + eff8 (PC)
JC JEQ					l	İ		1	2/5 2/5	Jump if Corry Jump if Equal
JGE						1	1		2/5	Jump if Greater Than or Equal
JGT			Ì		1	1	1		2/5	Jump il Greeter Than
JHS				1	j		1	1	2/5	June il Higher er Seme volve
J.			1		1	1	1		2/5	Jump if Lower
JNC		1	1	1		1	1	1	2/5	Jump if Na Corry
JME		1	1	1		1			2/5 2/5	Jump if Not Equal Jump if Not Zero
JALZ JP				1		1	1		2/5	Jump if Positive
JPZ		1		1	1		1	1	2/5	Jump if Positive or Zero
JZ			1				İ		2/5	Jump if Zero
LDA	_					3/11	2/10	3/13	1.	Load Accumulator (s) (A)
LDED									1/5	Load Stack Pointer
LDSP									"	(B) — (SP)
MOV	A		1/6	2/8					1	Move
	B,	1/5	ı	2/7	1	1	1	1		(s) (d)
	RF	2/8	2/8	2/10		1	1			
	%iop,	2/7	2/7	3/9			1	1		

¹ Add 2 to cycle count if jump is taken.



### TMS7000 FAMILY INSTRUCTION SET SUMMARY (CONTINUED)

		ADDRESSING MODES								
	PERATION		DIRE	CT			EXTEN	DED	Ī	DESCRIPTION
		A	8	RF	Pn	<i>@</i> iab	*RF	@lab(B)	OTHER	
MOVD	%iop 16, %iop 16(B), Rp,			4/15 4/17 3/14						Move Double (Rp) — (Rp), or iop16 — (Rp)
MOVP	A, B, %iop, Pn,	2/9	2/8		2/10 2/9 3/11					Move Peripheral (s) — (Pn)
MPY	B, Rn, %iop,	1/44 2/47 2/46	2/47 2/46	3/49 3/48						Multiply (s) × (d) → (A,B) A - MSB, B - LSB
NOP									1/4	No Operation (PC) + 1 — (PC)
<b>O</b> R	B RF %iop	1/5 2/8 2/7	2/8 2/7	3/10 3/9						DR (s) .DR. (d) — (d)
ORP	A B %-iop				2/10 2/9 3/11					OR Peripheral (s) .OR. (Pn) (Pn)
POP	-	1/6	1/6	2/8						Pop (Stack) (d); (SP) - 1 (SP)
POP	ST								1/6	Pop Status (Stack) — (ST); (SP) – 1 — (SP)
PUSH	-	1/6	1/6	2/8						Push   (s  — (Stack)   (SP) + 1 — (SP)
Push	ST								1/6	Push Status Status Register — (Stack); (SP) + 1 — (SP)
RETI									1/9	Return from Interrupt (Stack) — (PC) LSB (SP) - 1 — (SP) (Stack) — (PC) MSB (SP) - 1 — (SP) (Stack) — (Status Register) (SP) - 1 — (SP)
RETS								,	1/7	Return from Subroutine (Stack) — (PC) LSB (SP) - 1 — (SP) (Stack) — (PC) MSB (SP) - 1 — (SP)
RL	-	1/5	1/5	2/7						Rotate Left     Bit(n + 1)   Bit(n) - Bit(n + 1)   Bit(7) - Bit(0) + (C)



### TMS7000 FAMILY INSTRUCTION SET SUMMARY (CONCLUDED)

					ADDRE	SSING M	ODES			
,	<b>OPERATION</b>		DIRE	CT			EXTEN	DED	OTHER	DESCRIPTION
		A	8	RF	Pa	@lab	•RF	(Plab(B)	OIMEN	
RLC	-	1/5	1/5	2/7						Rotats Left Through Carry Birl(n - Birln + 1) (C) - Birl(0) Birl(7) - (C)
RR	-	1/5	1,5	2/7						Rotate Right Birln) — Birln+ 1) Birl(0) — Birl(7) + (C)
RRC	-	1/5	1/5	217						Rotate Right Through Carry Bit(n) — Bit(n+1) (C) — Bit(n) Bit(0) — (C)
SBB	8, RF, %iop,	1/5 2/8 2/7	2/8	3/10 3/9						Subtract with Borrow (s) - (d) - 1 + (C) (d)
SETC									1/5	Set Carry 1 — (C)
STA	-					3/11	2/10	3/13		Store Accumulator; (A) — (d)
STSP									1/6	Store Stack Pointer (SP) — (B)
SUB	B, RF, %iop,	1/5 2/8 2/7	2/8 2/7	3/10 3/9						Subtract (d) - (s) — (d)
SWAP	-	1/8	1/8	2/10						Swap Nibbles d(Hn,Ln) — d(Ln,Hn)
TRAP	0-23								1/14	Trap (SP) + 1 — (SP) (PC MSB) — (Stack) (SP) + 1 — (SP) (PC LSB) — (Stack)  Entry Vactor) — (PC)
TSTA									1/6	Test A C — 0 N, Z set on (A)
TSTB									1/5	Test B (C — 0 N, Z set on (B)
ХСНВ	-	1/6		2/8						Exchange B (B) (d)
XOR	B, RF, %iop,	1/5 2/8 2/7	2/8 2/7	3/10 3/9						Exclusive OR (s) JOR. (d) — (d)
XORP	A B %iop				2/10 2/9 3/11					Exclusive OR Peripheral (a) XOR. (Pn) — (Pn)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 6)	-0.3 to 7 V
Supply voltge, Vpp (MC pin)	3 V to 14 V
Input voltage range	CC +0.3 V
Output voltage range	CC +0.3 V
Maximum I/O buffer current (per pin)	. ±10 mA
Maximum supply current, ICC	60 mA
Maximum supply current, ISS	60 mA
Storage temperature range	C to 150°C
Operating free air temperature 40°	C to 85°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 8: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage		3		6	V
Programming supply voltage (MC pin)		12	12.5	13	V
INT1, INT3, RESET, X'TAL PIN					
High level input voltage	5.5V ≤ V _{CC} ≤ 6V	V _{CC} - 1.0		v _{CC}	٧
	4.5V ≤ V _{CC} ≤ 5.5V	V _{CC} - 0.7		v _{CC}	٧
	3.5V ≤ V _{CC} ≤ 4.5V	V _{CC} - 0.5		v _{cc}	V
	2.5V ≤ V _{CC} ≤ 3.5V	V _{CC} - 0.35		Vcc	٧
Low level input voltage	5.5V ≤ V _{CC} ≤ 6V	0		1.00	V
	4.5V ≤ V _{CC} ≤ 5.5V	0		0.70	٧
	3.5V ≤ V _{CC} ≤ 4.5V	0		0.50	٧
	2.5V ≤ V _{CC} ≤ 3.5V	0		0.35	٧
MC PIN					
High level input voltage, VIH	5V ≤ V _{CC} ≤ 6V	V _{CC} - 0.5		Vcc	٧
	4V ≤ V _{CC} ≤ 5V	V _{CC} - 0.4		Уcc	٧
	3V ≤ V _{CC} ≤ 4V	V _{CC} - 0.3		Vcс	٧
	2.5V ≤ V _{CC} ≤ 3V	V _{CC} - 0.2		Уcc	٧
Low level input voltage, VIL	5V ≤ V _{CC} ≤ 6V	0		0.5	V
	4V ≤ V _{CC} ≤ 5V	0		0.4	٧
	3V ≤ V _{CC} ≤ 4V	0		0.3	٧
	$2.5V \leqslant V_{CC} \leqslant 3V$	0		0.2	V
PORT (EXCEPT INT1, INT3, RESET, X'TAI	L, MC				
High level input voltage, VIH	5V ≤ V _{CC} ≤ 6V	V _{CC} - 1.3		Vcc	V
	4V ≤ V _{CC} ≤ 5V	V _{CC} - 1.0		Vcc	٧
	3V ≤ V _{CC} ≤ 4V	V _{CC} - 0.7		Vcс	٧
	$2.5V \leqslant V_{CC} \leqslant 3V$	V _{CC} - 0.4		vcc	V
Low level input voltage, VIL	5V ≤ V _{CC} ≤ 6V	0		1.5	V
	4V ≤ V _{CC} ≤ 5V	0		1.1	V
	$3V \leqslant V_{CC} \leqslant 4V$	0		0.7	V
	2.5V ≤ V _{CC} ≤ 3V	0		0.3	V



## electrical characteristics over full range of operating conditions (VCC = 4.5 V to 5.5 V)

PARA	PARAMETER		TEST CONDITIONS	MIN	TYP	XAM	UNIT
			V _{CC} = 5.0 V, f = 6.0 Mhz		23.5	29	mA
	Operati	ing mode	V _{CC} = 5.0 V, f = 4.0 Mhz		20.5	26	mA
			V _{CC} = 5.0 V; f = 1.0 Mhz		19	21	mA
ICC Supply current	Wake-u 1 & 5 (see No	p modes	< Freq = F Mhz> < Freq = 6.0 Mhz>		4	2.0 * F ÷ 0,5 12	mA mA
	Wake L	up mode 2 ote 1)	< Freq = F Mhz> < Freq = 6.0 Mhz>		2	1.44 + F + 0.5 9	mA mA
	Wake-u 3 & 4 (see No	p modes	< Freq = F MHz> < Freq = 6 MHz>		1.7	0.8 + F + 0.5 5.5	mA mA
Xtal Option	Xtal Option Halt-off mode		Hait-off mode VCC = 5 V, f= 6.0 Mhz		10	20	μA
RC Option Halt-off mode		f mode	VCC = 5 V, f= 6.0 Mhz		7	15	μA
VOH High-level output voltage		00	V _{CC} = 5.0 V, I _{OH} = -1.0 mA	2.50	4.5		mA
			V _{CC} = 5.0 V, I _{OH} = 0.3 mA	4.50	4.8		٧
VOL Low-level out	out voltag	90	V _{CC} = 5.0, I _{OL} = 1.7 mA		0.3	0.4	٧
			V _{CC} = 3.0 V	- 100	- 700		μΑ
, Output source	current		V _{CC} ≈ 4.0 V	- 0.2	1.0		mA
OH (VHO = VCC			V _{CC} = 5.0 V	- 0.3	- 1.2		mA
	7	OH = 2.5 V	V _{CC} = 5.0 V	- 1.0	- 5.0		mA
			V _{CC} = 3.0 V	0.7	2.0		mA
OL Output sink Ct	sink current L = 0.4 V)		V _{CC} = 4.0 V	1.02	0.4		mA
(*OL = 0.4			V _{CC} = 5.0 V	1.7	2.0		mA
		MC	VI = VSS or VCC		± 0.1	± 5	μΑ
i input leakage	current	All others	VI = VSS to VCC		± 0.1	±5	μΑ
C _i Input capacit	ance				5	1	pF

All inputs = V_{CC} or V_{SS} (except XTAL2). All I/O and output pins are open circuit.

#### Note 1:

NOTE 1.			
MODE	TIMER-1	TIMER-2	UART
WAKE-UP1	USE	USE	USE
WAKE-UP2	USE	OFF	USE
WAKE-UP3	OFF	OFF	USE
WAKE-UP4	USE	OFF	OFF
WAKE-UPS	USE	USE	OFF
HALT-OFF	OFF	OFF	OFF





FIGURE 26. OUTPUT LOAD CIRCUIT USED FOR ALL TIMING MEASUREMENTS



## recommended crystal operating conditions over full operating range

-	PARAMETER			TYP	MAX	UNIT
		V _{CC} = 3.0 V	0.5		1.0	MHz
		V _{CC} = 4.0 V	0.5		3.0	MHz
fosc	Crystal frequency	V _{CC} = 5.0 V ± 10%	0.5		6.0	MHz
		V _{CC} = 6.0 V	0.5		6.0	MHz
	CLKIN duty cycle		45		55	%
		V _{CC} = 2.5 V	1000		2000	ns
	Crystal cycle time	V _{CC} = 4.0 V	333		2000	ns
t _c (P)		V _{CC} = 5.0 V	167		2000	ns
		V _{CC} = 6.0 V	167		2000	ns
	V ₁	V _{CC} = 2.5 V	2000		4000	ns
		V _{CC} = 4.0 V	666		4000	ns
t _C (C)		V _{CC} = 5.0 V	333		4000	ns
	V _{CC} = 6.0 V		333		4000	ns
tw(PH)	CLKIN pulse duration high		50			ns
tw(PL)	CLKIN pulse duration low		50			ns
tr	CLKIN rise time				30	ns
te	CLKIN fall time				30	ns
td(PL-CH)	CLKIN fall to CLKOUT rise delay time	е		140	250	ns

### clock timing








FIGURE 24. TYPICAL OUTPUT SOURCE CHARACTERISTICS




FIGURE 25. TYPICAL OUTPUT SINK CHARACTERISTICS






FIGURE 20. OPERATING FREQUENCY RANGE




FIGURE 22. TYPICAL OPERATING CURRENT VS. SUPPLY VOLTAGE







FIGURE 23. TYPICAL OPERATING ICC VS. OSCILLATOR FREQUENCY

### memory interface timing as a function of frequency

	Parameter	MIN	TYP	MAX	
Tc(C)	CLCKOUT cycle time		Tc		NS
Tw(CH)	CLCKOUT high pulse duration	0.5Tc-100	0.5Tc	0.5Tc+100	
Tw(CL)	CLCKOUT low pulse duration	0.5Tc-100	0.5Tc	0.5Tc+100	
Tc (R)	Read cycle time		2Tc		NS
Tc (W)	Write cycle time		2Tc		NS
Td(CH-JL)	Clockout high to ALATCH low	0.5Tc-50	0.5Tc		NS
Td(CH-JH)	Clockout high to ALATCH high	0.25Tc-40	0.25Tc		NS
Td(CH-HA)	Clockout high to high address valid	0.25Tc-40	0.25Tc		NS
Td(CH-EL)	Clockout high to ENABLE low	-10	30		NS
Ta(EL-D)	ENABLE active to data in	0.75Tc-160	0.75Tc		NS
Th(EH-D)	Data in hold after ENABLE inactive	0			NS
Ta(A-D)	Data in from address valid	1.5Tc-200	1.5Tc-100		
Tw(JH)	ALATCH active	0.25Tc-50	0.25Tc		NS
Tsu(HA-JL)	High address to ALATCH fall	0.25Tc-50	0.25Tc		NS
Tsu(LA-JL)	Low address to ALATCH fall	0.25Tc-55	0.25Tc		NS
Th(JL-LA)R	Low address hold from ALATCH fall (RD)	0.25Tc-50	0.25Tc		NS
Th(EH-RW)	Enable inactive to R/W	0.5Tc-100	0.5Tc		NS
Td(EH-JH)	ENABLE inactive to ALATCH high	0.5Tc-60	0.5Tc		NS
Td(BH-A)	ENABLE inactive to low address drive	0.5Tc-100	0.5Tc		NS
Th(EH-HA)	High address hold from ENABLE inactive	0.5Tc-100	0.5Tc		NS
Tsu (Q-EH)	Data out to ENABLE inactive	0.5Tc-50	0.5Tc		NS
Th(EH-Q)	Data out hold from ENABLE inactive	0.5Tc-60	0.5Tc		NS
Td(LA-EL)	Low address high-Z to ENABLE active	0	0.25Tc		NS
Td(A-EH)	Low address to ENABLE high	1.5Tc-100	1.5Tc		NS
Th(JL-LA)w	Low address hold from ALATCH fall (WR)	0.75Tc-100	0.75Tc		NS
Tsu(RW-JL)	R/W valid before ALATCH fall	0.25Tc-60	0.25Tc		NS
Tw(E)	ENABLE pulse width	0.75Tc-80	0.75Tc	y-10	NS

⁺ Vcc = 5 V +/-10%, tc = 2/freq



NOTE: Period of internal clock  $Tc(C) = 2 \times Tc(P) = 2 / F$  osc. Timings are given in Tc(C).




### memory interface timing at 5 Mhz

TW(CH)         CLCKOUT high pulse duration		Parameter	MIN	TYP	MAX	
TW(CL)         CLCKOUT low pulse duration.         100         200         300           TC (R)         Read cycle time.         800         NS           TC (W)         Write cycle time.         800         NS           Td(CH-JL)         Clockout high to ALATCH low.         150         200         NS           Td(CH-JH)         Clockout high to ALATCH high.         60         100         NS           Td(CH-BL)         Clockout high to high address valid.         60         100         NS           Td(CH-EL)         Clockout high to ENABLE low.         -10         30         NS           Td(CH-EL)         Clockout high to ENABLE low.         -10         30         NS           Td(CH-EL)         Clockout high to ALATCH         140         300         NS           Td(CH-EL)         Clockout high to ALATCH         140         300         NS           Td(CH-EL)         Clockout high to ALATCH         140         300         NS           Td(EH-EL)         Enable active to ALATCH         140         300         NS           TK1(EH-EL)         Data in from address valid.         40         50         NS           TSU(JH)         ALATCH active.         50         100         NS </th <th>Tc(C)</th> <th>CLCKOUT cycle time</th> <th></th> <th>400</th> <th></th> <th>NS</th>	Tc(C)	CLCKOUT cycle time		400		NS
TC (R) Read cycle time	Tw(CH)	CLCKOUT high pulse duration	100	200	300	NS
TC (W) Write cycle time	Tw(CL)	CLCKOUT low pulse duration	100	200	300	
Td(CH-JL)         Clockout high to ALATCH low	Tc (R)	Read cycle time		800		NS
Td(CH-JH)         Clockout high to ALATCH high         60         100         NS           Td(CH-HA)         Clockout high to high address valid         60         100         NS           Td(CH-EL)         Clockout high to ENABLE low         -10         30         NS           Ta(EL-D)         ENABLE active to data in         140         300         NS           Th(EH-D)         Data in hold after ENABLE inactive         0         NS           Ta(A-D)         Data in from address valid         400         500         NS           Tw(JH)         ALATCH active         50         100         NS           Tw(JH)         ALATCH active         50         100         NS           Tsu(HA-JL)         High address to ALATCH fall         50         100         NS           Tsu(HA-JL)         Low address hold from ALATCH fall (RD)         50         100         NS           Th(JL-LA)R         Low address hold from ALATCH fall (RD)         50         100         NS           Th(EH-RW)         Enable inactive to R/W         100         200         NS           Td(EH-JB)         ENABLE inactive to ALATCH high         140         200         NS           Th(EH-A)         Enable inactive to RNABLE inactive	Tc (W)	Write cycle time		800		NS
Td(CH-BA)         Clockout high to high address valid         60         100         NS           Td(CH-EL)         Clockout high to ENABLE low	Td(CH-JL)	Clockout high to ALATCH low	150	200		NS
Td(CH-EL)         Clockout high to ENABLE low.         -10         30         NS           Ta(EL-D)         ENABLE active to data in.         140         300         NS           Th(EH-D)         Data in hold after ENABLE inactive.         0         NS           Ta(A-D)         Data in from address valid.         400         500         NS           Tw(JH)         ALATCH active.         50         100         NS           Tsu(HA-JL)         High address to ALATCH fall.         50         100         NS           Tsu(LA-JL)         Low address to ALATCH fall.         45         100         NS           Th(JL-LA)R         Low address to ALATCH fall (RD)         50         100         NS           Th(EH-RW)         Enable inactive to R/W.         100         200         NS           Td(EH-JH)         ENABLE inactive to ALATCH high.         140         200         NS           Td(EH-A)         ENABLE inactive to low address drive.         100         200         NS           Tsu(Q-EH)         Data out to ENABLE inactive.         150         200         NS           Td(EH-Q)         Data out hold from ENABLE inactive.         140         200         NS           Td(LA-EL)         Low address high-Z to E	Td(CH-JH)	Clockout high to ALATCH high	60	100		NS
Ta(EL-D)       ENABLE active to data in	Td(CH-HA)	Clockout high to high address valid	60	100		NS
Th (BH-D)         Data in hold after ENABLE inactive	Td(CH-EL)	Clockout high to ENABLE low	-10	30		NS
Ta(A-D)       Data in from address valid	Ta(EL-D)	ENABLE active to data in	140	300		NS
Tw JH)       ALATCE active.       50       100       NS         Tsu (BA-JL)       High address to ALATCE fall.       50       100       NS         Tsu (LA-JL)       Low address to ALATCE fall.       45       100       NS         Th (JL-LA)R       Low address hold from ALATCE fall (RD)       50       100       NS         Th (EH-RW)       Enable inactive to R/W.       100       200       NS         Td (EH-JH)       ENABLE inactive to ALATCE high.       140       200       NS         Td (EH-A)       ENABLE inactive to low address drive.       100       200       NS         Th (EH-BA)       High address hold from ENABLE inactive       100       200       NS         Tsu (Q-EH)       Data out to ENABLE inactive.       150       200       NS         Th (EH-Q)       Data out hold from ENABLE inactive.       140       200       NS         Td (LA-EL)       Low address high-Z to ENABLE active.       0       100       NS         Td (A-EH)       Low address hold from ALATCE fall (WR)       200       300       NS         Tsu (RW-JL)       R/W valid before ALATCE fall.       40       100       NS	Th(EH-D)	Data in hold after ENABLE inactive	0		-	NS
TSU(HA-JL) High address to ALATCE fall	Ta(A-D)	Data in from address valid	400	500		NS
TSU(LA-JL)       Low address to ALATCE fall	Tw(JH)	ALATCH active	50	100		NS
Th (JL-LA)R         Low address hold from ALATCH fall (RD)         50         100         NS           Th (EH-RW)         Enable inactive to R/W	Tsu(HA-JL)	High address to ALATCH fall	50	100		NS
Th(EH-RW)         Enable inactive to R/W	Tsu(LA-JL)	Low address to ALATCH fall	45	100		NS
Td(EH-JH)       ENABLE inactive to ALATCH high	Th(JL-LA)R	Low address hold from ALATCH fall (RD)	50	100		NS
Td(EH-A)         ENABLE inactive to low address drive         100         200         NS           Th(EH-BA)         High address hold from ENABLE inactive         100         200         NS           Tsu(Q-EH)         Data out to ENABLE inactive	Th(EH-RW)	Enable inactive to R/W	100	200		NS
Th(EH-HA)         High address hold from ENABLE inactive         100         200         NS           Tsu(Q-EH)         Data out to ENABLE inactive	Td(EH-JH)	ENABLE inactive to ALATCH high	140	200		NS
Tsu(Q-EH)         Data out to ENABLE inactive	Td(EH-A)	ENABLE inactive to low address drive	100	200		NS
Th (EH-Q)         Data out hold from ENABLE inactive         140         200         NS           Td(LA-EL)         Low address high-Z to ENABLE active         0         100         NS           Td(A-EH)         Low address to ENABLE high         500         600         NS           Th(JL-LA)w         Low address hold from ALATCH fall (WR)         200         300         NS           Tsu(RW-JL)         R/W valid before ALATCH fall         40         100         NS	Th(EH-HA)	High address hold from ENABLE inactive	100	200		NS
Td(LA-EL)       Low address high-Z to ENABLE active       0       100       NS         Td(A-EH)       Low address to ENABLE high       500       600       NS         Th(JL-LA)w       Low address hold from ALATCH fall (WR)       200       300       NS         Tsu(RW-JL)       R/W valid before ALATCH fall       40       100       NS	Tsu(Q-EH)	Data out to ENABLE inactive	150	200		NS
Td(A-EH)       Low address to ENABLE high	Th(EH-Q)	Data out hold from ENABLE inactive	140	200		NS
Th(JL-LA)w Low address hold from ALATCH fall (WR) 200 300 NS Tsu(RW-JL) R/W valid before ALATCH fall	Td(LA-EL)	Low address high-Z to ENABLE active	0	100		NS
Tsu(RW-JL) R/W valid before ALATCH fall 40 100 NS	Td(A-EH)	Low address to ENABLE high	500	600		NS
	Th(JL-LA)w	Low address hold from ALATCH fall (WR)	200	300		NS
Tw(E) ENABLE pulse width 220 300 NS	Tsu(RW-JL)	R/W valid before ALATCH fall	40	100		NS
	Tw(E)	ENABLE pulse width	220	300		NS

⁺ Vcc = 5 V +/-10%, tc = 2/freq


### read and write cycle timing



NOTE 8. During an internal RAM access, the CPORT outputs are stable but the data is a "don't care".

### serial port timing


### internal serial clock



NOTES: 9. The CLKOUT signal is not available in Single-Chip mode

10. CLKOUT = tc(C).


PARAMETER		TYP	UNIT
td(CL-SL)	CLKOUT low to SCLK low	1/4 t _{c(C)}	ns
td(CL-TD)	CLKOUT low to new TXD data	1/4 t _{c(C)}	ns
td(RD-CL)	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
^t d(RD)	RXD data valid time	1/2 t _{c(C)}	ns



NOTES: 10. CLKOUT = tc(C).

- 11. The CLKOUT signal is not available in Single-Chip mode.
- 12. SCLK sampled; if SCLK = 1 then 0, fall transition found.
- 13. SCLK sampled; if SCLK = 0 then 1, rise transition found.

	PARAMETER		
4(RD-CL)	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
td(RD)	RXD data valid time	1/2 t _{e(C)}	ns
4(SB-TD)	Start of SCLK sample to new TXD data	3 1/4 t _{c(C)}	ns
td(SE-TD)	End of SCLK sample to new TXD data	2 1/4 t _{c(C)}	ns
(d(CL-S)	CLKOUT low to SCLK transition	t _{c(C)}	ns




- NOTES: 14. Format shown is start bit + seven data bits + stop bit.
  - 15. SCLK is continuous, external or internal.
  - 16. If RXEN = 0, RXSHF still receives data from RXD. However, the data is not transferred to RXBUF and RXRDY and INT4FLG are not set.

#### Sequence of Events:

- 1. RXSHF data is transferred to RXBUF. Error status bits are set if an error is detected.
- Software writes to INT4CLR to clear INT4FLG; or, CPU clears INT4FLG on entry to level 4 interrupt routine.
- 3. Software reads RXBUF.
- 4. Repeat step 1.

#### TX signals in communication modes



NOTES: 17. Format shown is start bit + eight data bits + parity bit + two stop bits.


18. SCLK is continuous whether internal or external.



#### Sequence of Events:

- 1. Software writes to TXBUF.
- TXBUF and WU data are transferred to TXSHF and WUT (Wake-up temporary flag). INT4FLG and TXRDY are set.
- 3. Software writes to INT4CLR to clear INT4FLG or CPU clears INT4FLG on entry to level 4 interrupt routine.
- 4. Software writes to TXBUF.
- TXBUF and WU data are transferred to TXSHF and WUT (Wake-up temporary flag). INT4FLG and -TXRDY are set.
- Software resets TXEN; current frame will finish and transmission will stop whether TXBUF is full or empty.
- 7. TXE is set if TXBUF and TXSHF are empty.

#### RX signals in serial I/O modes




NOTES: 19. RXEN has no effect on INT4FLG or RXRDY in Serial I/O mode.

20. RXD is sampled on SCLK rise; external shift registers should be clocked on SCLK fall.

#### Sequence of Events

- 1. Software starts receiving by setting RXEN.
- 2. Gated SCLK starts and data is received.
- 3. RXEN is automatically cleared in last data bit.
- 4. RXSHF data is transferred to RXBUF, and RXRDY and INT4 are set.
- Software writes to INT4CLR to clear INT4FLG; or, CPU clears INT4FLG on entry to level 4 interrupt routine.
- 6. Software reads RXBUF.





NOTE 21: Format shown is eight data bits.

### Sequence of Events

- 1. Software writes to TXBUF.
- 2. TXBUF data is transferred to TXSFT; INT4FLG and TXRDY are set, and SCLK starts.
- Software resets TXEN, current frame will finish and transmission will halt whether TXBUF is full or empty.
- 4. Frame ends and SCLK stops because TXEN = 0.

### programming the TMS77C82 using a PROM programmer

The TMS77C82 can be programmed like any Texas Instruments TMS27C64 on a wide variety of PROM programmers. Programming the TMS77C82 requires a 40-to-28 pin adapter socket with the RESET and XTAL2 pins grounded. Contact your PROM programmer manufacturer or local TI field sales office for programming support.

#### adapter sockets

The following diagram shows the connections needed to be made on the 40-to-28 pin socket.

### 40-pin DIP to 28-pin socket

SOCKET PIN	TMS27C84 FUNCTION		TMS27C64 FUNCTION	SOCKET PIN	
		B5/R/W 1 0 40 VSS B7/CLKOUT 2 39 B6/ENABLE B0 3 38 B4/ALATCH B1 4 37 B3/TXD	——— GND	14	
		B2 ☐ 5 36 ☐ MC ——	V _{PP}	1	
3	A7	A0 6 tms77CB2 35 C7	Q8	19	
4	A6	A1 7 7 7 7 34 C6	Q7	18	
5	A5	——— A2 ☐ 8 33 ☐ C5 ———	Q6	17	
6	A4	—— A3 ☐ 9 —— 32 ☐ C4 ———	Q5	16	
7	A3	- A4/SCLK 10	—— Q4	15	
22	Ğ ──	— A7/EC1 ☐ 11 U 30 ☐ C2 ———	—— дз	13	
14		F INT3 ☐ 12 ☐ 29 ☐ C1 — —	Q2	12	
14		NT1 ☐ 13 28 ☐ CO ——	—— Q1	11	
14	GND	RESET 14 27 DO	A8	25	
27	PGM	— A6/EC2 15 26 D1 ———	A9	24 (see note 1)	
2	A12	— A5/RXD 16 25 VCC ——	v _{cc}	28	
14	GND X1	TAL2/CLKIN   17 24   D2	A11	23	
		XTAL1 18 23 D3	——— A10	21	
8	A2	D7   19   22   D4	Ē	20	
9	A1	∃ ° ′′⊟ ° ′	AO	10	
-		D6 20 21 D5	AU	10	

Note 1: For signature mode, insert a 3.9 K ohms resistor between the pin # 24 of the socket and the pin # 26 of the TMS77C82 NL (Dil Package)



#### 44-pin PLCC to 44-pin socket

SOCKET PIN	TMS27C84 FUNCTION	TMS27C64 FUNCTION	SOCKET PIN
		GND	14
	B2 B1/T10UT B0/T20UT B7/CLKOUT B5/R/W B6/SS/ABLE B6/SS/ABLE B4/ALATCH B3/TX0	VPP	1
	B 2 4 8 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		
3	A7 ——— A0[]7 39[] VSS——	GND	14 19
4	A6 ———— A1 [] 8 38 ] C7 ——— A5 ———— A2 [] 9 37 ] C6 ———	—— Q8 —— Q7	18
5 6 7	A4 — A3 1 10 36 1 C5 —	Q6	17
	A3 A4/SCLK 11 35 C4	Q5	16
22	G — A7/EC1   12 TMS77CB2 34   C3 — — — — — — — — — — — — — — — — — —	—— Q4 —— Q3	15 13
14 14	□ INT3 013 44 PIN LCC 330 C2	Q2	12
14	GND RESET 15 31 CO	<u> </u>	11
27	PGM —— A6/EC2 [16 30] D0 ———	—— A8 —— A9	25 24 (see note 1)
	117 29 0 1 25 7 5 8 5 5 5 6 1 29 1 1 1	A9	24
	A 8.78 X X X X X X X X X X X X X X X X X X X		
	A12	—-Vcc	28
2	1 1 1 1 1 1	—— A11 —— A10	23 21
14	GND	—— Ā 10 —— Ē	20
8	A2	ÃO	10
9	A1	GND	14

Note 1: For signature mode, insert a 3.9 K.ohms resistor between the pin # 24 of the socket and the pin # 29 of the TMS77C82 FNL (Picc Package)

#### EPROM integrity protection using the R bit

Once the TMS77C82 has been programmed with the desired code, the contents of the EPROM may be protected with the use of the R bit integrity feature. The function of the R bit is to disable all external accesses to the on-chip EPROM while in the EPROM mode, which will prevent a protected code from being modified or read externally. The only way to "unprotect" the TMS77C82 after the R bit has been programmed is by erasing the EPROM, thereby destroying the protected code.

The following table and procedure demonstrates how to program and verify the R bit.

TMS77C8	2	R BIT						
FUNCTION	PIN #	PROGRAM	VERIFY					
XTAL/CLKIN RESET	17	VSS	Vss					
MC	14 36	V _{SS} 12.5 V	V _{SS} V _{CC}					
INT3	12	12.5 V	12.5 V					
D4 A7/EC1	22	vcc vcc	V _{SS}					
A6/EC2	15	Vcc	VCC					
A3	9	Vcc ∨	×					
A1 C7	35	X	Vss					
· · ·	35	V _{IH} /V _{IL} /V _{IH}	Refer to Step 3 in R Bit Verify Procedure					

Note: X = Don't Care.

#### R bit Programming Procedure:

- 1. Configure all referenced pins for the R bit Program mode.
- 2. Power up the device.
- 3. Toggle C7 from a logical high (1), to a logical low (0), and back to a logical high (1).
- 4. Power down the device.

#### R bit Verify Procedure:

- 1. Configure all referenced pins for the R bit Verify mode.
- Power up the device.
- 3. Read C7. Zero (0) is programmed, one (1) is not programmed.
- 4. Power down the device.

#### 0188416

The TMS77C82 is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is 15 watt-seconds-per-square-centimeter. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS77C82 the window should be covered with an opaque label.



# TMS77C82 8 BIT CMOS EPROM MICROCOMPUTER

# programming characteristics over recommended supply voltage range and operating free-air temperature range T $_{\rm A}$ = 25 °C, V $_{\rm CC}$ = 6 V, Vpp = 12.5 V

	PARAMETER	TEST CONDITIONS [†]	MIN	MAX	UNIT
t _{a(A)}	Access time from address			450	ns
ta(E)	Access time from chip enable	CL = 100 pF,		450	. ns
ten(G)	Output enable time from G	1 Series 74 TTL load.		150	ns
¹ dis ¹	Output disable time from $\overline{\mathbb{G}}$ or $\overline{\mathbb{E}}$ , whichever occurs first	t _r ≤ 20 ns.	0	130	ns
t _{v(A)}	Output data valid time after change of address,  E, or G whichever occurs first	t _f ≤ 20 ns	0		ns

[†]For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 ± 0.5 V during programming

#### recommended conditions for programming, TA = 25°C[§]


		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t _{su(A)}	Address setup time	2			μS
t _{su(E)}	E setup time	2			μS
¹su(G)	G setup time	2			μS
tdis(G)	Output disable time from $\overline{G}$	0		130	ns
t _{en(G)}	Output enable time from 중			150	ns
t _{su(D)}	Data setup time	2			μS
t _{su(VPP)}	Vpp setup time	2			μS
t _{su(VCC)}	VCC setup time	2			μ\$
⁰h(A)	Address hold time	0			μS
th(D)	Data hold time	2			μς

[§]Common test conditions apply for tdis(G) except during programming.

programming. 

*Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.


# TMS77C82 8-BIT CMOS EPROM MICROCOMPUTER





#### TMS77C82 DEVELOPMENT SUPPORT

## TMS7000 CMOS XDS[†] - extended development system




- e Full TMS7000 Family Development System
- Host Independent/RS-232 C Interface
- 9 Full Speed In-Circuit Emulation
- 8 Extensive Breakpoint and Trace Functions
  - Detailed Timing Analysis
     2K-Byte Trace Samples
  - -Breakpoint Sequencing Ability
  - Command/Default Storage
- Removable Target Connector
- External Probe for Breakpoint/
   Trace Qualifiers
- On-Board Assembler and
- reverse Assembler

  Multiprocessing Capabilities

#### CMOS EVM - evaluation module RTC/EVM7000C-1

- TMS7000 Family Low Cost Development System
- Single-Chip Mode Emulation Only
- On-Board Assembler/Line Text Editor
- Multiple Breakpoints
- Trace Display Function
- **B** EPROM Programmer Utilities



#### assembler/linker packages

Crossware[†] assembler/linker packages are available through Texas Instruments for the following operating avatems:

Operating System
MS[†]-DOS and PC-DOS
DEC VAX[†] VMS

TI Part Number TMDS7040810-02 TMDS7040210-08

¹XDS and Crosswere are registered trademarks of Texas instruments incorporated. MS is a trademark of Microsoft, Inc. VAX is a trademark of Digital Equipment Corporation.

#### **EPROM** programming support

The following third-party companies support programming the TMS77C82 EPROM microcontroller directly or with an adapter socket (see note 24).

- Data I/O Corporation

10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (206) 881-6444

- PROMAC

Adams MacDonald Enterprises, Inc. 2999 Monterey/Salinas Highway Monterey, CA 93940 (408) 373-3607 - Advanced Microcomputer System Inc.

2780 S.W. 14th Street Pompano Beach, FI 33069 (305) 975-9515

- Logical Devices, Inc.


1321-E N.W. 65th Place Fort Lauderdale, FL 33309

NOTE: Contact your local Texas Instruments field sales office for availability of the 40-to-28 pin programmer adapter socket (part no. RTC/PGMC82A-06).




#### **MECHANICAL DATA**

#### 40-pin JD ceramic sidebraze package



#### 40-pin plastic package (70 mil spacing)




Note: All dimensions are in millimeters and parenthetically in Inches




#### **MECHANICAL DATA**

#### 40-pin N dual-in-line package



#### 44-pin leaded chip carrier with window




Note: All dimensions are in millimeters and parenthetically in Inches




#### MECHANICAL DATA

#### 44-lead plastic chip carrier package





## logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC (see Note 1)	. $-0.6 V$ to $7 V$
Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	-0.6 V to 6.5 V
A9	-0.6 V to 13.5 V
Output voltage range (see Note 1)	V to VCC + 1 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND

## TMS27C64 65, 536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### recommended operating conditions

			AT AT AT	TMS27C64-2 TMS27C64-2 TMS27C64 TMS27C64-2 TMS27C64-3 TMS27C64-3 TMS27C64-4 TMS27C64-4		TMS27C64-15 TMS27C64-20 TMS27C64-25 TMS27C64-30 TMS27C64-45			
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage (see Note	2)	4.75	5	5.25	4.5	5	5.5	V
∀рр	Supply voltage (see Note	3)		Vcc			VCC		٧
V	High-level input voltage	TTL	2		Vcc+1	2		V _{CC} +1	V
VIH	Ludiniese uibat sorrada	CMOS	V _{CC} -0.2		V _{CC} + 0.2	VCC - 0.2		VCC+0.2	V
V	Low-level input voltage TTL -0.5 0.8		0.8	-0.5		0.8	V		
Aff	row-isasi lubut antada	CMOS	GND - 0.2		GND+0.2	GNO-0.2		GNO+0.2	V
TA	Operating free-air tempera	Iture	0		70	0		70	°C

- NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.
  - Vpp can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} +Ipp.
     During programming. Vpp must be maintained at 12.5 V (±0.5 V).

#### electrical characteristics over full ranges of recommended operating conditions

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
VOH	High-level output volta	ge	I _{OH} = -400 µA	2.4			V
VOL	Low-level output volta-	ge	I _{OL} = 2.1 mA	1		0.4	٧
Ŋ	Input current (leakage)		V ₁ = 0 V to 5.5 V			± 10	μA
ю	Output current (leakag	e) .	VO = 0 V to VCC	1		± 10	μA
lPP1	Vpp supply current		Vpp = VCC = 5.5 V	1		100	μА
IPP2	Vpp supply current (during program pulse)		Vpp = 13 V		30	50	mA
	VCC supply current	TTL-input level	V _{CC} = 5.5 V, E = V _{IH}			500	μΑ
ICC1	(standby)	CMOS-input level	V _{CC} = 5.5 V, E = V _{CC}	1	<del></del>	250	μA
lcc2	VCC supply current (a	ctive)	V _{CC} = 5.5 V, E = V _{IL} , t _{cycle} = minimum cycle time, outputs open		30	40	mA

Typical values are at TA = 25°C and nominal voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $\mathbf{f} = \mathbf{1} \ \mathbf{MHz}^{\uparrow}$

	PARAMETER	TEST CONDITIONS	MIN	TYP1	MAX	UNIT
Ci	Input capacitance	V _I = 0 V, f = 1 MHz		6	9	pF
Co	Output capacitance	V _O = 0 V, f = 1 MHz		8	12	pF

^{*}Capacitance measurements are made on sample basis only.



 $^{^{2}}$ Typical values are at  $T_{A} = 25\,^{\circ}$ C and nominal voltages.

## switching characteristics over full ranges of recommended operating conditions (see Note 4)

	PARAMETER	TEST CONDITIONS	'27C64-1 '27C64-15 MIN MAX		'27C64-2 '27C64-20 MIN MAX		'27C64 '27C64-25 MIN MAX		UNIT
(A)e ⁹	Access time from address		Personal	150	POTTE	200	Person	250	ns
[₹] 8(E)	Access time from chip enable	3		150		200		250	ns
^l en(G)	Output enable time from G	C _L = 100 pF.		75		75		100	ns
^t dis	Output disable time from $\overline{\mathbb{G}}$ or $\overline{\mathbb{E}}$ , whichever occurs first [†]	1 Series 74 TTL Load, Input t _r ≤ 20 ns,	0	60	0	60	0	80	ns
[†] v(A)	Output data valid time after change of address, E, or G, whichever occurs first?	Input t _f ≤ 20 ns	0		0		0		ns

	PARAMETER'	TEST CONDITIONS		64-3 64-30	'27C64-4 '27C64-45		UNIT
		(SEE NOTES & AND S)	MIN	MAX	MIN	MAX	
(A)a	Access time from address			300		450	ns
₹a(E)	Access time from chip enable			300		450	ns
^l en(G)	Output enable time from G	C _L = 100 pF,		120		150	ns
¹ dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first †	1 Series 74 TTL Load, Input t _r ≤ 20 ns,	0	105	0	130	ns
⁸ v(A)	Output data valid time after change of address, E, or G, whichever occurs first?	Input t _f ≤20 ns	o	Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Carlos Ca	0		ns

⁹Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# recommended timing requirements for programming, $T_A = 25$ °C, $V_{CC} = 6$ V, $V_{PP} = 12.5$ V (see Note 4)

		MIN	NOM	MAX	UNIT
¹ w(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
(FPGM)	Final pulse duration	2.85		78.75	ms
t _{su(A)}	Address setup time	2			<b>88</b>
^t su(E)	E setup time	2			μS
t _{su(G)}	G setup time	2			дS
[®] dis(G)	Output disable time from G	0		130	ns
ten(G)	Output enable time from $\overline{\mathbb{G}}$	1		150	ns
t _{su(D)}	Data setup time	2			20
tsu(VPP)	Vpp setup time	2			μS
t _{su(VCC)}	VCC setup time	2			μ8
th(A)	Address hold time	0			дя
8h(D)	Data hold time	2			p.8

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ± 0.5 V during programming.

5. Common test conditions apply for tdis(G) except during programming






# 77C82 KIT EVM TMS77C82 Evaluation Kit

- Complete Development Solution in One Package.
- Interactive, Windowed Debugger.
- · Real-Time Emulation.
- Integrated EPROM Programmer.
- · Shorter Development Cycle.
- Stand-Alone or PC Modes for EVM Card.
- PC Mode Functions with any IBM XT/AT or Compatible.

- Unpack and Begin -Everything is Provided.
- Optimized User Interface Enhances Productivity.
- · When Only Real-Time Will Do.
- Quick and Easy Way to Generate Test EPROM
- Faster to Market.
- Flexibility and Independ ence.
- Standard RS232 Serial Link to Host Computer.



PRODUCTION DATA documents contain information current as of publication date. Products conform to spedifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily imply testing of all parameters.



Copyright © 1991, Texas Instruments Incorporated

#### About the 77C82 KIT EVM

The 77C82 KIT EVM offers a low cost but highly efficient route to TMS7000 single-chip microcontroller development. Features such as the new interactive windowed debugger, real-time emulation and integrated EPROM programmer, all contribute to enhanced user productivity and consequently a shorter design cycle.


The TMS77C82 Evaluation Module Kit (Part Number - CMF 179) contains:

- EVM77C82 Board.
- Assembler/ Linker for IBM XT/AT or compatible.
- New, windowed debugger for IBM XT/AT or compatible.
- Complete supporting documentation.
- 3 TMS77C82 devices (1 OTP + 2 Windowed).
- Target Cable.

Once the 77C82 KIT EVM is unpacked, application development can start immediately. Everything required to emulate the single-chip mode of the TMS7000 CMOS family is provided. The EVM77C82 evaluation module needs only to be connected to an external power supply and a terminal.

#### I/O Ports

The Evaluation Module firmware supports three ports for the purpose of loading and dumping data (text and object code). Ports 1 & 2 conform to the EIA RS-232-C standard and Port 3 provides an audio cassette recorder interface. Port 1 is for a user terminal connection and Port 2 handles either the host CPU link or a printer. The UART function for Ports 1 & 2 is implemented by the evaluation module firmware and supports the following Baud rates: 110; 150; 300; 600; 1200; 2400; 4800; 9600. The Baud rate of port 1 is determined at



**EVM77C82 - Major Functional Areas** 



# 77C82 KIT EVM TMS77C82 Evaluation Kit

power-up automatically, by hitting Carrage Return on the terminal keyboard after pressing the RESET key on the evaluation module. This feature is known as Autobaud and eliminates the need to select Baud rates. The Baud rate of Port 2 defaults to 9600 at RESET and the Baud rates of both ports may be changed by means of a simple monitor command.

#### **EPROM Programmer**

The Evaluation Module contains resident firmware providing EPROM programming facilities. A group of eight simple commands perform PROGRAM, COMPARE READ and VERIFY operations. command has an associated destination parameter that specifies the device that is to be programmed. This parameter enables an out-of-range address check of the EPROM start and stop locations. On-card 28 pin and 40 pin programming sockets accomodate most popular types of EPROM devices. Of course, the EVM module will also program the TMS77C82. An LED adjacent to the programming sockets illuminates when the programming voltage is being applied.

### **Prototyping Area**

A wire-wrap pin prototyping area is provided at one side of the Evaluation Module to facilitate development of user applications. All address, data and control lines as well as power supplies, are brought out to clearly marked pins situated at the edge of the prototyping area.

#### Crystal Frequency

Since the EVM is intended to be a development tool, using the emulation cable,

the crystal frequency of the EVM can be altered to suit the needs of the target system.

#### **Power Supply**

Two sizes of screw terminal power supply connectors are provided for + 12V, - 12V, + 5V and Ground.

#### **Operational Modes**

For maximum flexibility, the EVM77C82 board has two modes of operation:

- Peripheral (PC) Mode.
- Standalone Mode.

The EVM77C82 can function as a peripheral to a host computer, or in standalone mode as a competely independent development system using an audio cassette as a mass storage device.

#### Peripheral (PC) Mode

Operating in Peripheral Mode takes advantage of the sophisticated mass storage facilities offered by a host computer. Text files may be downloaded to the Evaluation Module via the EIA port and then assembled by the powerful resident two pass assembler. After assembly, the resultant object file can be subsequently uploaded to the host.

#### Stand-alone Mode

Stand-alone mode requires no external computer support for the EVM to function as a development system. The file structured cassette tape interface (with file search) is the mass-storage medium. The



resident Text Editor provides for creation and modification of large text files that can be passed directly to the asembler. A unique set of monitor commands allow breakpoints to be set, based on Text Editor line numbers (such numbers are easy to remember and are quickly displayed from the Text Editor as well as the monitor).

#### Operating System

The EVM operating system firmware resides in 24K bytes of EPROM and comprises three major parts:

- Interactive Debug monitor and EPROM programmer.
- Text editor.
- Assembler/Linker.

All the software is designed to interact with the user to provide a complete, powerful, and easy to use development tool.

The menu driven nature of the software enables the user to exploit the features of the Evaluation Module at maximum efficiency. Optimization of the man-machine interface is achieved through an enhanced level of communication, resulting in better user productivity.

Main features of the Operating System are:

- Windows used for general information.
- Menu-driven instructions with macros
- Cell and editor commands.
- Cell and editor comman
- Symbolic disassembler.
- Symbolic access to all instructions.
- Wide choice of display format.
- Windowed editing.
- Step-by-step execution.

- 10 breakpoints with diskette backup.
- Terminal emulator mode for driving the Evaluation Module Directly.
- Temporary return to DOS.

When performing assembly and debug operations, the Evaluation Module RAM can be configured to emulate all TMS7000 family members. The Evaluation Module software even allows assembly of text files from RAM, leaving the text intact for immediate editing after execution. After assembly of the text editor output, breakpoints can be set based on either addresses or line numbers.

During execution, several modes of fixed display are available - a hex display of all register and peripheral files for example, or a binary display of the peripheral ports. While using a fixed display, subsequent execution to a breakpoint or execution of a single instruction step will overwritethe old data on the screen with new data. A programmable line of up to six registers or peripheral locations is provided for display with breakpoints and instruction steps.

The text editor is cursor and line number orientated with auto-increment line numbers, resequence line numbers, change line number, duplicate line number and find string commands. The cursor orientated edit capability simulates a screen editor by allowing editing of the previous or next line simply by moving the cursor up or down.

TMS7000 assembly language is processed by a two-pass macro assembler. During the first pass the assembler:

- Updates the location counter.
- Builds a symbol table.



# 77C82 KIT EVM TMS77C82 Evaluation Kit

Produces a copy of the source code.
 Then in the second pass the assembler:

- Reads the source code copy.
- Assembles the object code using the opcodes and symbol table produced in the first pass.

The assembler/Linker supports a number of assembler directives that perform functions such as modifying the location counter; initializing constants; linking program modules; etc...

#### The TMS7000 Interactive Debugger

Once an executable object module has been produced by the TMS7000 assembler and linker, the debugger is used to

load it into emulator memory and execute it

Debugging a system may require intervenion in a number of different areas: the code being executed; the registers of the target machine; the variables in the progam; etc. The TMS7000 Debugger displays this data in a set of windows on the screen. Each window contains information pertinent to one aspect of the debugging process. The user can move from window to window to perform specific operations such as moving to the code window to examine code or moving to the CPU register window to clear a register.

In addition to the various windows, the top line of the entry level debugging screen shows a menu of active command options.

Display Modify Command : Execute s	Execute p	Reset	s	ave	_	oad	_	erminal	Quit
	code		cpu registers						
FCS0 E0AB	MP IREC			PC	FC88	SP	78	ST	cnzi .
TRT2 A44006	RP %>40,P006		İ	Α	FF	В	01	40	0100
FC85 A41006	RP %>10,P006			= r fi	le ===		<del></del>	==== st	ack====
FC88 2207	1OV %>07,A		ROO	FFh	R01	01h		SP	(78)00
FC8A 8EFDO6	ALL @WW		R02	00h	R00	FFh		- 1	(77) 20
FC8D E09E	MP IREC		R04	F3h	R05	00h	Ш	- 2	(76) 01
TRTJ A3BF06	NDP%>BF,P006	1	R06	00h	R07	00h		- 3	(75) 00
FC92 A3EF06	NDP%>EF,P006		R06	00h	R09	00h	- 11	- 4	(74) 00
FC95 2201	10V %>01.A	l	ROA	00h	R0B	00h	Ш	- 5	` '
FC97 8EFDO6	ALL @WW	1	ROC	00h	R0	F5h		- 6	(72) 00
	splay		ROE	00h	ROF	00h		- 7	(71) 00
0000 FF 01 00 F	FJ 00 00 00		R10	00h	R11	00h		- 8	(70) 00
	00 F5 00 00	.	R12	00h	R13	00H	П	- 9	(6F) 00
	00 00 00 00		1112		eprom		ramm:		(01)00
0018 00 00 00 0			color	ted de	•		IS77c		
			20100	teu ue	VICE	. 110	13/10	02	
0028 00 00 00 0									
			1						
0030 00 00 00 0			1						
0038 00 00 00 0			ĺ						
0040 00 00 00 0									
0048 00 00 00 0	00 00 00 00								
F1Window+ F2Wind	w- F3Edit F4S	SetPc	F5Upda	ate	F6Set	Brkp	F9	Cmd +/	- F10Help

Interactive Debugger - Top Level Screen



In the second line, the chosen option is combined with a suitable parameter to form a command. The bottom line shows the active function key assignements.

The windows are designated:

Code R file Display Stack CPU Registers EPROM Programmer

The windows are based on virtual buffers in the debugger. The debugger

therefore keeps track of more information than is actually displayed in a given window. This allows the user to scroll the window up or down very quickly because the debugger does not need to request the required data from the Evaluation Module. The windows are automatically updated whenever the microcontroller stops running, or by the modify command. When the values change in a window containing register or memory information, the new values are highlighted so that they are easily identified on the screen.

#### **Debugger Command Overview**

Display Memory Display Rfile Display Pfile Display Stack Display code Display Labels Display Breakpoint Display File Display Trace

Display Trace
Modify Memory
Modify Blockmem
Modify Register
Modify Preg
Modify Breakpoint

Execute From

Execute Until
Execute Step
Execute Cmdfile

Execute Promprog Reset

Reset Device Reset breakpoint Reset Allbrkpt Save breakpoints

Save Commands Save Scrcolor Save Memory

Load Memory Load Labels Load breakpoints

Load Scroolor Quit Definitively

Quit Temporary

Display memory dump

Display register file Display peripheral file

Display stack

Display disassembly code

Display symbols

Display breakpoint addresses

Display DOS file

Display DOS IIIE

Display instruction trace buffer Modify memory location(s)

Modify memory block

Modify register

Modify peripheral register

Modify breakpoint setting Execute code

EXACCIO COCIA

Execute code from address

Execute code until address

Single step

Execute Command file

Execute EPROM programmer utility

Set PC to reset vector

Set PC to reset vector Reset breakpoint

Reset all breakpoints

Save current breakpoint settings

Save executed debugger commands

Save current screen color settings Save EVM memory

Load EVM memory Load symbol table

Load breakpoint settings Load screen color settings

Exit debugger

Escape debugger and load DOS

PART * CMF 178





## TI Sales Offices

BELGIQUE/BELGIË S.A. Texas Instruments Belgium N.V. 11, Avenue Jules Bordetlaan 11, 1140 Bruxelles/Brussel Tel: (02) 242 30 80 Telex: 61161 TEXBEL

DANMARK Texas Instruments A/S Borupvang 2D, DK-2750 Ballerup Tel: (44) 68 74 00 Telefax: (44) 68 64 00

DEUTSCHLAND
Texas Instruments
Deutschland GmbH.
Haggertystraße 1
8050 Freising
Tel: (08161) 80-0 od. Nbst
Telex: 5 26 529 texin d
Btx: *28050 #
Kurfürstendamm 195-196

1000 Berlin 15 Tel : (030) 8 82 73 65 Telex : 5 26 529 texin d Düsseldorfer Straße 40 6236 Eschborn 1 Tel : (06196) 80 70 Telex : 5 26 529 texin d

Gildehofcenter Hollestrasse 3 4300 Essen 1 Tel : (0201) 24 25-0 Fax : (0201) 236640 Telex : 5 26 529 texin d Kirchhorster Straße 2 3000 Hannover 51 Tel : (0511) 64 620 Telex : 5 26 529 texin d

Maybachstraße II 7302 Ostfildern 2 (Nellingen) Tel: (0711) 34 03-0 Telex: 5 26 529 texin d

ESPAÑA
Texas Instruments España S.A.
c/ Gobelas 43.
Ctra de La Coruña km. 14
La Florida
28023 Madrid
Tel: (1) 372 8051
Telex: 23634
C/Diputacion, 279-3-5
08007 Barcelona
Tel: (3) 317 91 80
Telex: 50436
Fax: (3) 301 84 61

FRANCE, Middle East & Africa Texas Instruments France 8-10 Avenue Morane Saulnier - B.P. 67 78141 Velizy Villacoublay cedex Tel: Standard: (1) 30 70 10 03 Service Technique: (1) 30 70 11 33 Telex: 698707 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 12995 1100 AZ Amsterdam-Zuidoost Tel: (020) 5602911 Telex: 12196

HUNGARY
Texas Instruments International
Budaoris u.42, H-1112 Budapest
Tel: (1) 1 66 66 17
Fax: (1) 1 66 61 61
Telex: 2 27 676

ITALIA
Texas Instruments Italia S.p.A.
Centro Direzionale Colleoni
Palazzo Perseo - Via Paracelso, 12
20041 Agrate Brianza (Mi)
Tel: (039) 63221 - Fax: (039) 632299
Via Castello della Magliana, 38
00148 Roma
Tel: (6) 657 2651
Telex: 610587 ROTEX 1
Fax: (6) 657 0447
Via Amendola, 17 - 40100 Bologna
Tel: (051) 54004

NORGE Texas Instruments Norge A/S PB 106 - Refstad (Sinsenveien 53) 0513 Oslo 5 Tel: (02) 155090

PORTUGAL Texas Instruments Equipamento Electronico (Portugal) LDA. Ing. Frederico Ulricho, 2650 Moreira Da Maia - 4470 Maia Tel: (2) 948 1003 Telex: 22485

REPUBLIC OF IRELAND Texas Instruments Ireland Ltd 7/8 Harcourt Street - Dublin 2 Tel: (01) 755233 Telex: 32626

SCHWEIZ/SUISSE Texas Instruments Switzerland AG Riedstraße 6 CH-8953 Dietikon Tel: (01) 74 42 811 Telex: 825 260 TEXIN Fax: (01) 74 13 357

SUOMI FINLAND Texas Instruments OY P.O. Box 86, 02321 Espoo Tel: (0) 802 6517 Fax: (0) 802 6519 Telex: 121457

SVERIGE
Texas Instruments
International Trade Corporation
(Sverigefilialen)
Box 30, S-164 93 Kista
Visit address: lsafjordsgatan 7, Kista
Tel: (08) 752 58 00
Telefax: (08) 751 37 15
Telex: 10377 SVENTEX S

UNITED KINGDOM Texas Instruments Ltd. Manton Lane, Bedford, England, MK41 7PA Tel: (0234) 270 111 Telex: 82178

Technical Enquiry Service Tel: (0234) 223000

Your distributor

# TI Regional Technology Centres

DEUTSCHLAND
Texas Instruments
Deutschland GmbH.
Haggertystraße 1
8050 Freising
Tel : (08161) 80 40 43
Frankfurt/Main
Dusseldorfer Straße 40
6236 Eschborn
Tel : (0 61 96) 80 74 18
Kirchhorster Straße 2
3000 Hannover 51
Tel : (0511) 64 80 21
Maybachstraße 11
7302 Ostfildern 2 (Nellingen)
Stuttgart
Tel : (0711) 34 03-0

FRANCE Centre de Technologie Texas Instruments France 8-10 Avenue Morane Saulnier, B.P. 67 78141 Vélizy Villacoublay cedex Tel: Standard: (1) 30 70 10 03 Service Technique: (1) 30 70 11 33 Telex: 698707 F

Centre Européen de Développement et Siège Social Texas Instruments France B. P. 5 06271 Villeneuve-Loubet cedex Tel: 93 22 20 01 Telex: 470127 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 12995 1100 AZ Amsterdam-Zuidoost Tel: (020) 5602911 Telex: 12196

ITALIA Texas Instruments Italia S.p.A. Centro Direzionale Colleoni Palazzo Perseo - Via Paracelso, 12 20041 Agrate Brianza (Mi) Tel: 303-63221 Fax: (039) 632299

SVERICE Texas Instruments International Trade Corporation (Sverigefilialen) Box 30 S-164 93 Kista Isafjordsgatan 7 Tel: (08) 752 58 00 Telefax: (08) 751 97 15 Teles: 10377 SVENTEX

UNITED KINGDOM Texas Instruments Ltd. Regional Technology Centre Manton Lane, Bedford, England, MK41 7PA Tel: (0234) 270 111 Telex: 82178 Technical Enquiry Service Tel: (0234) 223000

